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ABSTRACT
Demand for smaller platform sizes with increasing bandwidth has driven
crosstalk problems that prevent bus performance to scale with Moore’s Law. Several
approaches to reduce crosstalk such as the use of shields, differential links, and equalizers
have been rejected due to higher cost and power required to overcome the signal integrity
impediments at Gigahertz data rates. Eigen-mode signaling based on modal decomposition
techniques is the most recent method to mitigate crosstalk that can potentially satisfy the
demand for higher data rates from modern technology industry.
The goal of this research is to allow maximum dense routing between packages on
PCBs and to maximize bus bandwidth per unit volume for small form factors at high data
rates. Crosstalk became a significant problem in interconnect designs that limit data rates
and routing densities. A modal decomposition technique is an alternative approach to
reduce crosstalk where each mode carries a single bit of data. Studies show this concept is
capable of mitigating crosstalk with achievable dense routing and higher bandwidth.
Nevertheless, the complexity of this method leads to higher cost in terms of power needed
and additional circuit implementation that makes it too high to be an alternative method to
replace traditional binary signaling. “Crosstalk Harnessed Signaling” (CHS) is another
possible technique to reduce the complexity of modal decomposition. This technique was
invented to encode data so that each bit is spread across multiple conductors such that
crosstalk becomes part of the signal and can be removed during decode. A CHS concept is

v

a possible choice to mitigate crosstalk with higher densely routing, higher bandwidth and
less complexity compared to existing Eigen-mode signaling techniques.
In this research, 3D novel routing will be introduced to maximize cross-sectional
density by >10X and bandwidth gains of up to 31X for 4 layer matrix at DDR4 4266MT/s
by implementing a CHS concept. In this proposal, the research will demonstrate the
advantages of 3D CHS routing over 2D CHS routing with simulations that include
performance, efficiency, speed, cost and power to maximize bandwidth per unit volume.
This research will also consider other geometric configurations that can potentially increase
the bandwidth per unit volume by altering trace thickness, 3D layout topologies, material
properties and spacing. Cost is always a core factor to drive the acceptance of novel
engineering concepts into the market. Thus, Return On Investment (ROI) studies will be
part of this research and will include implementation of the CHS concept into small form
factor devices, cables and connectors.
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CHAPTER 1: INTRODUCTION
1.1 BACKGROUND
We have witnessed the rapid development of computer technology revolution ever
since it was introduced into the world. Computer storage technology is the best example to
show how computer devices have infiltrated every aspect in our society. The first
technology started with magnetic tape during the 1920s, magnetic drums in the 1930s,
Selectron Tune in the 1940s, and magnetic cores in the 1950s. In that time, the computer
storage dimension was huge compared to CD and Floppy disks that had been introduced
starting in the late 1960s. Then compact Flash, Zip, and DVDs came it the market in the
1990s followed by the SD Card, Blu Ray, and HD- DVDs in the 2000s. These technology
revolutions showed design efficiency which offered smaller size in computer storage to
fulfill society’s needs that helped to produce more performance per unit volume.
Nowadays, system design is rapidly changing from laptops to tablets and smart phones
to associate technology with modern life styles. Figure 1.1 shows how computer devices
demand trends in current society and market share device forecast based on International
Data Corporation (IDC) sources.
Moreover, the demand for smaller platform size with increasing bandwidth is a new
design challenge in modern technology. High-speed data transfer on the system platform
was improved to meet all of these applications. Unfortunately, as signaling data rate
increases, electrical signal suffered degradation that seriously hampered signal integrity.
1

Losses, inter-symbol interference, reflections and crosstalk were bandwidth-per-volume
(BW/Vol) limiting factors that prevented system bus performance from scaling with
Moore’s Law. Moore’s Law is based on observations that, the number of transistors
approximately scales by factors of 2 every 24 months. The CPU capabilities will not fully
benefit if the system bus performance do not scales similarly and the computer system
performance will degrade.

Figure 1.1: Evolution of Smart Computer Devices (IDC Source)
Shrinking the size of the platform degrades system performance due to increasing
crosstalk in the system. Crosstalk is heavily dependent on data patterns, line-to-line
spacing/geometry, material properties and switching rates. Thus, crosstalk will modify
characteristic impedance and propagation velocity that results in signal integrity
degradation and noise margin.
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There are several approaches to reduce crosstalk in classical ways, such as shields
and differential links, but these methods are costly and inefficient at high data rates
especially on high-volume manufacturing (HVM). A differential signal is one classical
solution to controlling crosstalk and discontinuities in the return path. This method is still
being used to support high data rates signals but it requires twice the number of signal lines
to transmit information compared to single-ended signals. Shielding, reducing dielectric
height and increasing the distances between conductors are often used to reduce the noise
on signals due to crosstalk coupling. These approaches are often not compatible with lower
cost and preferred size requirements. A crosstalk equalizer is also an alternative method
for mitigating crosstalk and it is quite promising in today’s market. However, this method
requires higher power consumption and more complex designs.
Eigen-mode signaling based on modal decomposition techniques is one of the most
recent methods used to mitigate crosstalk. This method can potentially satisfy the demand
for higher data rates and smaller density for modern technology because a modal
decomposition technique is theoretically free of crosstalk due to linear independence of
modes where each mode carries a single bit of data. This technique is capable of mitigating
crosstalk with achievable dense routing and higher bandwidth. Nevertheless, the
complexity of this method, higher costs in terms of power needed, and additional circuit
implementation makes it too high of an overall cost to be an alternative method to replace
traditional signals.
Based on modal decomposition methods, “Crosstalk Harnessed Signaling” (CHS)
has been introduced [6] to overcome the weakness of modal decomposition techniques.
CHS was invented to encode data so that each bit is spread across multiple conductors, so
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crosstalk becomes part of the signal and can be removed during decode. This concept is a
possible choice to mitigate crosstalk with higher densely routing, higher bandwidth and
less complexity compared to existing Eigen-mode signaling techniques so that choice, for
even higher physical density signal traces, is the main focus of this dissertation.

1.2 MOTIVATION
In modern industry, the demand for small-form-factor devices such as notebooks,
tablets and phones is in continuous growth, which requires ever higher-performance system
buses. The design faces challenges in maintaining signal integrity as higher data rates are
achieved in very densely routing system.
Crosstalk is the main limiter that prevents a bus to scale with Moore’s law. This is
due to the fact that there are electric field intensities created between signals and return
paths and loops of magnetic-field flux lines around the signal and return path conductor
when signals propagate down a transmission line; i.e. mutual capacitance and mutual
inductance exists between aggressor and victim signal PCB traces. Thus, unwanted
coupling that is responsible for crosstalk is created as illustrated in Figure 1.2.
Mutual inductance induces current from a driven (aggressor) line onto a quiet
(victim) line by magnetic fields while mutual capacitance is the coupling of electric field
intensity that intersects a victim trace if the victim close enough to electric and magnetic
coupling is schematically shown in Figure 1.3.
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Figure 1.2: Electric and magnetic coupling between conductor. Mutual capacitance (Cm)
represent electric coupling, and mutual inductance (Lm) represent magnetic coupling.
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H

Figure 1.3: Electric field intensity and Magnetic field intensity on two-coupled
transmission lines
Figure 1.4 shows crosstalk effects that occur with decreasing edge spacing between
conductors for 4-coupled microstrip transmission lines at 8 Gbps (Gigabit per seconds).
This analysis based on dielectric height=4 mil, relative electric permittivity εr=3.9, relative
dielectric permeability μr=1, trace length=6”, loss tangent = 0.015 and trace width=4 mil
with eye diagram plots at conductor 3.
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Here in red, we see that signal noise can be minimized between the transmission
lines if crosstalk is reduced by using larger edge spaced trace geometries as shown in the
size of the open eyes (center white space) on the right three simulated trials.
Bandwidth per unit volume (BW/Vol) for maximum density pitch 4-4-4 shows an
increase of ~16X and ~8X increase data rate over 4-16-4 density in free crosstalk DDR
system, as shown in Figure 1.6[1]. This is an optimistic assumption since there will be no
system that 100% free from crosstalk. However, this will provide a clear illustration to
show a benefit in BW/Vol by mitigating the crosstalk. Note: 4-4-4 or 4-16-4 refers to
“trace width on conductor 1- edge spacing between conductors - trace width on conductor
2”.

4 mils

12 mils

20 mils

Figure 1.4: Three crosstalk effect eye diagrams for conductor 3 at three different edge
spacings, S, between 4 conductors in a microstrip configuration using traditional binary
signaling.
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Figure 1.5: Typical DDR configuration (4-16-4) and High Volume Manufacturing
(HVM) variations PCB (4-4-4)

Figure 1.6: Simulated BW/Vol for various DDR data rates to demonstrate bus bandwidth
using Eigen-mode signaling over conventional routing methods for the stackup shown in
Figure 1.5[1]
Based on theoretical studies, if crosstalk is not a limiter on the system bus, it will
allow maximum routing density and bandwidth per unit volume. Novel routing will be
explored in this dissertation to maximize cross density and bandwidth gains for a multiple
7

layer 3D matrix by applying CHS concept. Figure 1.7 shows an example of possible
structures for 3D stacked to maximize channel bandwidth per unit volume. Figure 1.8
shows bandwidth gains per unit volume as a function of data rates based on the 3D stacked
configurations shown in Figure 1.7. 3D stacked broadside geometries offer several
advantages over edge routing geometries which includes maximizing bus density by >10X
and potential bandwidth gains of 31X at DDR4 speeds. This 3D structure will provide the
highest bus performance in the smallest volume. Moreover, this will scale the bus
bandwidth with power to achieve adaptable power/Bandwidth configurability that can
allow users to extend battery life or maximize mobile/handheld potential by making
power/performance tradeoffs.

Figure 1.7: 3D stacked geometries layout to maximize cross-sectional density.
Eigen-mode signaling is often considered as a technique to overcome crosstalk
problems but phase velocity differences between different modes pose a practical barrier
due to the added cost of active transmitter and receiver decoders. Furthermore, it is not
even clear what Eigen-modes mean in problems with complex Eigen-values since they do
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not remain orthogonal as a function of time. Orthogonal signaling is defined only in the
content of TEM modes and fields that propagate instantly.

Figure 1.8 : Simulated bandwidths per unit volume for the novel 3D structures shown in
Figure 1.7 using Eigen-mode signaling over conventional routing.
The Crosstalk Harnessed Signaling (CHS) concept is a possible concept that can
provide less power and less complexity compared to existing Eigen-mode signaling
techniques. This concept is able to mitigate the crosstalk in the channel and allows very
dense routing in the system. As illustrated in Figure 1.9, for spacing less than 16 mil,
crosstalk is mitigated by the CHS technique (in blue) compared to traditional signaling (in
red) in that it shows a better eye opening.
The CHS concept is relatively new so we will explore the benefit and sensitivity of
this concept for several variable physical parameters. Previous work [1] explored limited
routing densities in order to prove the CHS concept. For extension of the former work, we
will focus here on multiple routing densities to maximize BW/Volume. Thus, a CHS
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extension study is worthy of pursuit in pushing this concept to industry sector
considerations.
16mils

12mils

4mils

Traditional

CHS

Figure 1.9 : Traditional Binary Signaling (shown in red) versus Crosstalk Harnessed
Signaling (shown in blue) for three different edge spacings (16 mil, 12 mil, and 4 mil)

1.3 OBJECTIVE
The aims of this research are:
1. To introduce alternative routing to increase the maximum bus bandwidth per unit
volume (BW/Vol) based on “Crosstalk Harnessed Signaling” (CHS) concept. This
is included to explore the strength and weakness of CHS concept on novel routing.
2. To explore the “Return on Investment” (ROI) in small factor and Electrical
Interconnect devices using a CHS concept.
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1.4 RESEARCH METHODOLOGY AND SCOPE
In this research, there will be three steps to meet the goal of this dissertation as
shown in Figure 1.10.
START

Design novel routing to
increase the maximum bus
bandwidth per density

Choose the best novel routing
that works with CHS concept.
Explore the CHS strength and
weakness of novel routing

Return on Technology
Investment for Electrical
Interconnect Component

END

Figure 1.10: Research Methodology

The first step is to design the possible novel routing to maximize bandwidth over
routing density. Analysis will be performed based on the Crosstalk Harnessed Signaling
(CHS) technique. The performance and evaluation of this design will be based on time
domain and frequency domain analysis.
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The second step is to determine the best novel routing based on the first step and
explore the strengths and limitations of the design. The analysis includes 2D edge routing
designs in order to maximize routing density.
The third step is to estimate Return-On-Technology-Investment (ROTI) studies for
various electrical interconnect devices. The analysis will include several small-form-factor
board areas, connectors and cables. The evaluation of this study will be based on layers per
data bits or layers per cost or dimension per cost. Therefore, the purpose of this research is
to increase the maximum bus bandwidth-per-unit volume and to drive the CHS concept
into the market.

1.5 SIMULATION METHODOLOGY
The simulation methodology that was used throughout this study is constructed based
on previous research [1]. Figure 1.11 shows an example of a 2-coupled transmission line
model. The same methodology will be used for a 4-coupled transmission line or a nibbleto-nibble analysis.
Matrix laboratory (Matlab) a multi-paradigm numerical computing from Mathworks
and Simulation Program with Integrated Circuit Emphasis (HSPICE), a program to
integrate circuit and board level design from Synopsys, have been used to design and
execute the overall simulation. Matlab was designed for plug-and-play modules based on
the desired design that included input, encoder, decoder and output blocks. The Matlab
script alters the desired parameters in the HSPICE program file that consists of the whole
circuit connection. HSPICE was used to generate the input and output channel response for
binary signaling and CHS. An equivalent HSPICE program script was used between
traditional binary signaling and CHS with the same electrical parameters, except on data
12

pattern sequences for a valid comparison. For traditional binary signaling, the data pattern
was fed directly as input to the HSPICE file script. For CHS, the data pattern was
transformed using an encoder block in Matlab before being fed into the HSPICE file script.
Traditional Signaling
Transmission Line
RTX
CTX

PRBS
Input
Block

CRX

RRX

Output
Eye
Diagram
Block

Transmission Line
RTX
CTX

CRX

RRX

CRX

RRX

Transmission Line

Encoder

CTX

Transmission Line
RTX
CTX

CRX

RRX

Decoder

RTX

Output
Eye
Diagram
Block

Crosstalk Harnessed Signaling

Figure 1.11: Full Simulation Framework for traditional binary signaling and Crosstalk
Harnessed Signaling
In this research, we are using voltage a Piecewise Linear (PWL) Pseudo-Random Bit
Sequence (PRBS) pattern as an input signal. The PRBS pattern is generated based on the
number of conductors, data rate, sample per bit, number of PRBS bits, rise time and fall
time. The 1024 deep bits was chosen for this simulation. Data rate is defined as the
maximum of numbers of bits per seconds the system will support. In this research, most of
the analysis is focusing on Unit interval (UI), which is the width of a single bit.
𝐷𝐷𝐷𝐷𝐷𝐷𝐷𝐷𝐷𝐷𝐷𝐷𝐷𝐷𝐷𝐷 =

1
𝑏𝑏𝑏𝑏𝑏𝑏
𝑈𝑈𝑈𝑈

(1.1)
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The fundamental frequency is half of the data rate,
𝐹𝐹𝐹𝐹𝐹𝐹𝐹𝐹𝐹𝐹𝐹𝐹𝐹𝐹𝐹𝐹𝐹𝐹𝑓𝑓𝑓𝑓𝑓𝑓𝑓𝑓𝑓𝑓𝑓𝑓𝑓𝑓𝑓𝑓𝑓𝑓𝑓𝑓𝑓𝑓 =

1
𝐻𝐻𝐻𝐻
2 ∗ 𝑈𝑈𝑈𝑈

Rise Time

(1.2)

Fall Time

UI
2UI

Figure 1.12: Definitions of data rate and pulse width of the signals.

The rise time and fall time used in this research is 30% of the UI based on the given data
rate. The channel responses were sampled by 32 times per bits to generate the decoded eye
diagram.
The system channel configuration consisted of the fixed parameters that were used for
both traditional binary signaling and for CHS. The impedance termination for the transmit
(Rtx) and receive (Rrx) used in this channel depended on the real values of characteristic
impedance for a single conductor of transmission line. We used a fixed 50 ohm impedance
termination between traditional and CHS since it is very difficult to track the manufacturing
variations. This is one of the factors that makes CHS a possible alternative to traditional
signaling without requiring any special termination as shown in the CHAPTER 3.
However, in this research a different termination resistance value has been used to match
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the system channel for reference. The transmit (Ctx) and receive (Crx) shunt capacitance
0.5pF is chosen for traditional binary signaling and CHS.
The full channel model including transmission line, connectors and the via model was
changed depending on the desired system target. For multi-conductor transmission line
models, Ansys Q3D was used to generate the RLGC parameters (per-unit-length). Ansys
HFSS was used to model the 3-D components including connectors and vias. These tools
are capable of outputting frequency-dependent channel characteristics in multiple output
format such as tabular modal format (tab), network S, Y, Z parameters in touchstone SNP
format and network ABCD parameters. For our system analysis, tabular modal format was
used to represent multi-conductor transmission lines and S parameters for vias and
connectors. The output file was then used in HSPICE for channel analysis.
The HSPICE output channel responses from traditional binary signaling were then
saved and post-processed to generate the eye diagrams using Matlab’s Eye Diagram Scope
built-in communication tool-box. For CHS, the HSPICE output channel response was
transformed through a decoder before post-processing the eye diagram data. Based on the
eye diagram data, the benefits of CHS were compared to traditional binary signaling in the
system.
The eye diagram is a methodology that was developed to represent and analyze signal
quality in the digital time-domain. It is series of digital signals that are constructed over
many waveform samples representing the average of individual bits and resembling an eye.
The eye corresponds to one bit period that is typically called the unit interval (UI) is the
width of the eye diagram as shown in Figure 1.13.
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Figure 1.13: Typical Eye Diagram Measurement
In this research we will be using eye diagram results to compare the signal
performance between traditional binary signaling and CHS. Eye Height is the vertical eye
opening that equals to the eye amplitude, which typically shows in the voltage level. The
eye width is the horizontal eye opening that measures the crossing point of the eye and is
usually measured in time or Unit Interval (UI). By using UI, it will be much easier to
compare the data at different data rates. We have also introduced to use the term “eye area”
which is the multiplication between eye height and eye width as shown by formula 1.3
below.
𝐸𝐸𝐸𝐸𝐸𝐸 𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎(𝑉𝑉𝑉𝑉𝑉𝑉) = 𝐸𝐸𝐸𝐸𝐸𝐸 𝐻𝐻𝐻𝐻𝐻𝐻𝐻𝐻ℎ𝑡𝑡(𝑉𝑉) ∗ 𝐸𝐸𝐸𝐸𝐸𝐸 𝑊𝑊𝑊𝑊𝑊𝑊𝑊𝑊ℎ (𝑝𝑝𝑝𝑝)

(1.3)

There is no electrical specification for defining CHS, but we will be using the interval

>50 mV and >0.5 UI as our indicator to determine good or poor eye opening.
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CHAPTER 2: LITERATURE REVIEW ON TRANSMISSION LINES
AND CROSSTALK CANCELLATION TECHNIQUES
2.1 TRANSMISSION LINES
In today’s high-speed digital system, it is no longer possible to model printed circuit
board (PCB) or interconnects as lumped elements but it is necessary to treat them as
distributed elements; electrical size is the key difference between circuit theory and
transmission line theory. Circuit analysis assumes that the physical dimensions of the
network are much smaller than an electrical wavelength and that voltage and current do
not vary over the physical dimensions of the element. Transmission lines are a considerable
fraction of wavelength or more in size, where voltages and currents can vary in magnitude
and phase over its length. Thus, transmission lines are normally treated as distributed
parameter networks [10].
Transmission lines are formed with two or more conductors to transport signals
from one point to another point on a PCB or cable. Generally, signal conductors carry
signal energy from a driver to a receiver while a second conductor completes the circuit by
providing a reference plane or trace for the signal. The most common transmission lines in
digital system design are microstrip and stripline. The circuit model used to represent a two
wire transmission line in infinitesimal lengths is shown in Figure 2.1.
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Figure 2.1: Voltage and current definitions in terms of lumped-element equivalent circuit
elements for an infinitesimally long, two wire transmission line.
The series inductance parameter L represents the total of self-inductance per unit
length of two conductors and the shunt capacitance C is assumed to be in close proximity
to one another. R and G represent the parameters resistance per unit length due to the finite
conductivity of the individual conductors and the shunt conductance G per unit length
represents dielectric loss in the material between conductors. Kirchhoff’s voltage and
current law applied from a circuit analysis of Figure 2.1 forms the telegrapher equations
[5]:
𝜕𝜕𝜕𝜕(𝑧𝑧, 𝑡𝑡)
𝜕𝜕𝜕𝜕(𝑧𝑧, 𝑡𝑡)
= −𝑅𝑅𝑅𝑅(𝑧𝑧, 𝑡𝑡) − 𝐿𝐿
𝜕𝜕𝜕𝜕
𝜕𝜕𝜕𝜕

𝜕𝜕𝜕𝜕(𝑧𝑧, 𝑡𝑡)
𝜕𝜕𝜕𝜕(𝑧𝑧, 𝑡𝑡)
= −𝐺𝐺𝐺𝐺(𝑧𝑧, 𝑡𝑡) − 𝐶𝐶
𝜕𝜕𝜕𝜕
𝜕𝜕𝜕𝜕

(2.1)

(2.2)

For sinusoidal steady-state conditions, it simplifies to,
𝑑𝑑𝑑𝑑(𝑧𝑧)
= −(𝑅𝑅 + 𝑗𝑗𝑗𝑗𝑗𝑗)𝐼𝐼(𝑧𝑧)
𝑑𝑑𝑑𝑑

𝑑𝑑𝑑𝑑(𝑧𝑧)
= −(𝐺𝐺 + 𝑗𝑗𝑗𝑗𝑗𝑗)𝑉𝑉(𝑧𝑧)
𝑑𝑑𝑑𝑑
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(2.3)

(2.4)

Basic characteristics that define transmission lines are its characteristics impedance, Z0,
and propagation velocity,vP. Characteristic impedance is defined as the ratio of voltage and
current waves at any point on the line:

𝑍𝑍0 =

𝑉𝑉
𝑅𝑅 + 𝑗𝑗𝑗𝑗𝑗𝑗
=�
𝐼𝐼
𝐺𝐺 + 𝑗𝑗𝑗𝑗𝑗𝑗

(2.5)

Electrical signals on a transmission lines propagate at a speed that depends on the
surrounding medium. The propagation delay, PD, between a transmitter and a receiver of
a finite transmission line is usually measured in terms of seconds per meter and is the
inverse of the propagation velocity, vP. The time delay, TD, of a signal on a finite
transmission line of length, l, is simply the amount of time it takes for a signal to propagate
the entire length of the line. Phase velocity and propagation delay can be expressed as:
𝜈𝜈 𝑝𝑝 =
𝑃𝑃𝑃𝑃 =

𝑐𝑐
√𝜀𝜀𝑟𝑟

(2.6)

√𝜀𝜀𝑟𝑟
𝑐𝑐

(2.7)

where c is speed of light in a vacuum and 𝜀𝜀𝑟𝑟 is relative dielectric constant. The time delay
of a transmission line thus depends on the dielectric constant, line length and geometry of

the transmission line. For a microstrip, the relative dielectric constant, εAvg, will be a
weighted average between the amount of electric field intensity that extends into air (with
relative permittivity εr=1) and the amount of electric field intensity that is in the material
of relative dielectric constant, εr. Propagation delay also can be approximately determined
from an equivalent circuit model of the transmission line as:
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𝛾𝛾 = 𝛼𝛼 + 𝑗𝑗𝛽𝛽 = �(𝑅𝑅 + 𝑗𝑗𝑗𝑗𝑗𝑗)(𝐺𝐺 + 𝑗𝑗𝑗𝑗𝑗𝑗)

(2.8)

𝛽𝛽 = 𝜔𝜔�𝜇𝜇0 𝜇𝜇𝐴𝐴𝐴𝐴𝐴𝐴 ≅ 𝜔𝜔√𝐿𝐿𝐿𝐿

(2.9)

As a signal propagates down a transmission line, there are electric and magnetic field
intensity lines created between the conductor trace and the reference planes. Electric field
intensity lines are nearly perpendicular to all perfect conductors whereas, magnetic field
intensity lines are perpendicular to the electric field intensity lines and are nearly tangent
to conductor surfaces as graphically shown in Figure 2.2 for striplines and microstrips.

E
H
Ground

Ground

Ground

Microstrip

Stripline

Figure 2.2: Artists conception of electric and magnetic field intensity patterns for
homogeneous dielectric materials in striplines and embedded microstrips.
Based on Transverse Electromagnetic (TEM) propagation, electric and magnetic
field intensity lines are transverse to the direction of their propagation as shown in Figure
2.3[3]. This TEM mode can exist when there are signals propagating between two perfect
electric conductors with a homogenous medium. If the dielectric medium is
inhomogeneous and the conductors have finite conductivity (as in a more realistic case), it
is impossible to create a pure TEM mode. For microstrip lines, there are actually no pure
TEM wave modes but an approximate mode called a “quasi-TEM” mode. At low
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frequencies (i.e. below 1 GHz), this “quasi-TEM” mode is almost the same as a TEM mode
but at high frequencies the electric and magnetic field intensities make modes that are no
longer quasi-TEM and this can lead to complex propagation behavior (e.g. mixtures of
various non-TEM modes.
When does the quasi-TEM assumption break down? Based on existing studies [9],
and typical PCB dimensions with realistic materials, the quasi-static approximation is holds
up to about 10GHz for a microstrip system but only numerical simulation data supports
this assumption [9]. This assumption also ignores the fact that the speed of light is finite and
thus does not include time retardation effects [9]. At frequencies above 10GHz we thus
assume TEM field propagation is a poor approximation to real-world conditions and that
time retardation effects must be taken into account.

Figure 2.3: Electric (red) and magnetic (blue) field intensity propagating in a pure TEM
mode for a lossless medium [3].
Peng Ye, USC former graduate student, has studied time retarded concepts. Time
delay between source activity and an effect arriving at an observation point that depends
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on distance and properties of the medium is called retardation. This is illustrated in Figure
2.5. The source and observation point can have same time component for electrostatic,
which makes the propagation instantaneous and time retardation is not relevant [9].

Figure 2.4: Rear view cross-section of electric (red) and magnetic (blue) field intensity
lines shown for two different times as field intensity moves at finite velocity, uP[3].

Figure 2.5: Time retardation of Electromagnetic field[9]
Due to finite propagation, there is always time delay between source and
observation points and it is important to consider retardation at high frequency sources.
Based on his studies, at 10 GHz the quasi-static field approximation will begins to produce
the measureable errors and errors will become unacceptably large at frequencies above 100
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GHz. It means any static approximation becomes non-causal for frequency above 100 GHz.
However, time retardation will be neglecting in this thesis since the frequency operates
below 100 GHz and spacing between conductors is less than 20 mil. However, time
retardation impact on traditional crosstalk theories can be included in the future research.
The further the location between observation and source point, the smaller the
electric field magnitude. Since the electric field speed is finite, peak of electric field is lag
behind the source transition. Time retardation shows the peak of electric field (Ex) lag is
greater and spread for a further observation location. Figure 2.6 illustrated the electric
field plotting between observation plane at 10 mil and 100 mil [9].

Figure 2.6: Propagating step function visualization, Ex magnitude plot, side
view[9].
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2.2 CLASSIC CROSSTALK
Crosstalk behavior that is explained in this section is based on the quasi-static
approximation that assumes the speed of light is infinite. The analysis does not include
time retardation of electromagnetic fields that move at a speed of 3 × 108 m/s in a vacuum

or 1.5 × 108 in a dielectric medium(𝜀𝜀𝑟𝑟 = 3.9).

Crosstalk is the coupling of energy from one signal line (called the aggressor) to

another signal line (called the victim). This is caused by mutual capacitance (Cm) and
mutual inductance (Lm) between two conductors as illustrated in Figure 2.7:
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ILm
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C1g

VL=RTIs
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FEXT=(Icm-ILm)RT

Icm
ILm
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Figure 2.7: Electric and magnetic field intensity coupling between two parallel
conductors at an instant in time if a current IS abruptly changes at the point P indicated in
the top line (ignoring time retardation effects). Cm represents the mutual capacitance and
Lm represents the mutual inductance between the two parallel lines.
Mutual capacitance and inductance becomes significant in high-speed systems
because induced cross talk signals in equations 2.10 and 2.11 are proportional to fast time
rates of change of the aggressor signals.
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Mutual capacitance, Cm, is the capacitive coupling between two conductors in a
transmission line via electric field intensity created by propagating charge in one of the
lines (the top line in). The signal pulse propagating along the aggressor line reaches any
arbitrary point O, the signal is capacitive coupling into the victim line. The coupled voltage
on victim lines causes current (Icm) to flow from the point of coupling, point P to both ends
of the line. Conceptually, current is induced onto a nearby “otherwise quite” victim line
that is proportional to the rate in change of a voltage signal on an aggressor line (2.10).
Current injected (Icm) into a victim line as shown in Figure 2.7 via mutual capacitance flows
in the victim trace toward both ends from the point P where high speed time rates of change
occur.

𝐼𝐼𝑐𝑐𝑐𝑐𝑐𝑐𝑐𝑐𝑐𝑐𝑐𝑐𝑐𝑐𝑐𝑐𝑐𝑐 = 𝐶𝐶𝑚𝑚

𝑑𝑑𝑉𝑉𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎
𝑑𝑑𝑑𝑑

(2.10)

At the same point of coupling, O, the mutual inductance (Lm) also coupling via a magnetic
field intensity, which injects a voltage cross talk signal onto a nearby victim proportional
to the rate of change of the current on the aggressor line.

𝑉𝑉𝑐𝑐𝑐𝑐𝑐𝑐𝑐𝑐𝑐𝑐𝑐𝑐𝑐𝑐𝑐𝑐𝑐𝑐 = 𝐿𝐿𝑚𝑚

𝑑𝑑𝐼𝐼𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎
𝑑𝑑𝑑𝑑

(2.11)

The current induced (ILm) onto a victim line via mutual inductance will flow in the
opposite direction of the propagating aggressor current change because of Lenz’s Law. In
conclusion, if we ignore the time of propagation between two adjacent points on closely
spaced transmission lines, the induced current from mutual inductance flows back toward
the source (near-end) while the current induced in the victim line from mutual capacitance
flows in both directions (toward the near-end and far-end), as shown in Figure 2.7[7].
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The crosstalk signal between two adjacent parallel lines can thus be measured by
two terms called near-end crosstalk (NEXT) and far-end crosstalk (FEXT). Near-end
crosstalk is the crosstalk seen on the victim line at the point closest to the transmitter.
NEXT is sometimes called backward crosstalk due to the backward direction of the induced
signal on the victim line relative to the aggressor signal propagation direction. FEXT is the
induced crosstalk signal observed on the victim line farthest away from the transmitter (i.e.
at the receiver end) that is in the forward direction of the aggressor signal propagation. At
the far end, two crosstalk currents thus flow in opposite directions, making up a total signal
that is the difference between the induced mutual capacitance and mutual inductance
signals whereas at near end the total signal is the sum of the two crosstalk currents.
Equation 2.12 and 2.13 is demonstrated in Figure 2.7.
𝐼𝐼𝑛𝑛𝑛𝑛𝑛𝑛𝑛𝑛 = 𝐼𝐼𝐿𝐿𝐿𝐿 + 𝐼𝐼𝑐𝑐𝑐𝑐

(2.12)

𝐼𝐼𝑓𝑓𝑓𝑓𝑓𝑓 = 𝐼𝐼𝑐𝑐𝑐𝑐 − 𝐼𝐼𝐿𝐿𝐿𝐿

(2.13)

FEXT currents and voltages on a victim line will typically have a polarity opposite
to that of the aggressor line if magnetic coupling is greater than capacitive coupling. FEXT
will have same polarity to the aggressor line if magnetic coupling is less than capacitive
coupling between the two lines. There is little FEXT if magnetic and capacitive couplings
are equal (such as in a stripline configuration). For microstrip routing, FEXT is almost
always possible due to inhomogeneous materials in the intervening region. As the incident
wave on the aggressor propagates toward the far end, it continues to couple energy over
the victim line and the amplitude of the far-end noise pulse grows as it propagates along
the length of the coupled pair. Coupling occurs only during the signal transition so the
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width of the forward coupled pulse will be approximately equal to the rise or (fall) time of
the aggressor signal as illustrated in Figure 2.7. [7].
Figure 2.8 shows an example of the far-end crosstalk and near-end crosstalk
amplitude on two-coupled microstrips at a victim line with a step response input.

Figure 2.8: Near-end and far-end crosstalk on a victim line based on a step response input
The far-end noise voltage will increase if the rise time and spacing between signals
is decreased.

Figure 2.9: Far-end crosstalk on a victim line with different trace spacings and data rates
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When there is a significant coupling between lines, the electric and magnetic fields will
react with each other depending on the data pattern. These interactions will change the
characteristic impedance and velocity of the transmission line that can affect the
performance of a bus. The partial differential equations describing the mutual coupling
between lines from Faraday’s law of Figure 2.7 are [7]:

𝑉𝑉1 = 𝐿𝐿0
𝑉𝑉2 = 𝐿𝐿0
𝑖𝑖1 = 𝐶𝐶𝑔𝑔
𝑖𝑖2 = 𝐶𝐶𝑔𝑔

𝑑𝑑𝑑𝑑1
𝑑𝑑𝑑𝑑2
+ 𝐿𝐿𝑚𝑚
𝑑𝑑𝑑𝑑
𝑑𝑑𝑑𝑑

(2.14)

𝑑𝑑𝑑𝑑2
𝑑𝑑𝑑𝑑1
+ 𝐿𝐿𝑚𝑚
𝑑𝑑𝑑𝑑
𝑑𝑑𝑑𝑑

(2.15)

𝑑𝑑𝑑𝑑1
𝑑𝑑𝑑𝑑1
𝑑𝑑𝑑𝑑2
+ 𝐶𝐶𝑚𝑚
− 𝐶𝐶𝑚𝑚
𝑑𝑑𝑑𝑑
𝑑𝑑𝑑𝑑
𝑑𝑑𝑑𝑑

𝑑𝑑𝑑𝑑2
𝑑𝑑𝑑𝑑2
𝑑𝑑𝑑𝑑1
+ 𝐶𝐶𝑚𝑚
− 𝐶𝐶𝑚𝑚
𝑑𝑑𝑑𝑑
𝑑𝑑𝑑𝑑
𝑑𝑑𝑑𝑑

(2.16)

(2.17)

Two coupled of transmission lines are driven with equal magnitude and 1800 out of
phase is called an odd mode. In odd modes, mutual capacitance will increase by twice the
mutual capacitance because the conductors are at different potentials. An equivalent
inductance will decrease by the mutual inductance since the current in the two conductors
flow in opposite direction. For odd mode, 𝑑𝑑𝑑𝑑1 ⁄𝑑𝑑𝑑𝑑 = −𝑑𝑑𝑑𝑑2⁄𝑑𝑑𝑑𝑑 = 𝑑𝑑𝑑𝑑 ⁄𝑑𝑑𝑑𝑑 and 𝑑𝑑𝑑𝑑1 ⁄𝑑𝑑𝑑𝑑 =
−𝑑𝑑𝑑𝑑2 ⁄𝑑𝑑𝑑𝑑 = 𝑑𝑑𝑑𝑑⁄𝑑𝑑𝑑𝑑:

𝑉𝑉1 = −𝑉𝑉2 = (𝐿𝐿0 − 𝐿𝐿𝑚𝑚 )
𝑖𝑖1 = −𝑖𝑖2 = �𝐶𝐶𝑔𝑔 + 2𝐶𝐶𝑚𝑚 �

𝑑𝑑𝑑𝑑
𝑑𝑑𝑑𝑑

(2.18)

𝑑𝑑𝑑𝑑
𝑑𝑑𝑑𝑑

(2.19)

Even modes occur when two signals are driven with equal magnitude and in phase. The
effective capacitance of transmission line will decrease by mutual capacitance since both
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conductors are at the same potential. An equivalent inductance will increase by mutual
inductance since the current in two-conductor flow in same direction. For even modes,
𝑑𝑑𝑑𝑑1 ⁄𝑑𝑑𝑑𝑑 = 𝑑𝑑𝑑𝑑2 ⁄𝑑𝑑𝑑𝑑 = 𝑑𝑑𝑑𝑑 ⁄𝑑𝑑𝑑𝑑 and 𝑑𝑑𝑑𝑑1 ⁄𝑑𝑑𝑑𝑑 = 𝑑𝑑𝑑𝑑2 ⁄𝑑𝑑𝑑𝑑 = 𝑑𝑑𝑑𝑑 ⁄𝑑𝑑𝑑𝑑:
𝑉𝑉1 = 𝑉𝑉2 = (𝐿𝐿0 + 𝐿𝐿𝑚𝑚 )
𝑖𝑖1 = 𝑖𝑖2 = �𝐶𝐶𝑔𝑔 �

𝑑𝑑𝑑𝑑
𝑑𝑑𝑑𝑑

𝑑𝑑𝑑𝑑
𝑑𝑑𝑑𝑑

(2.20)

(2.21)

This assumption is only valid for signals that propagate in transverse electromagnetic
(TEM) mode as shown in Figure 2.10 .

Figure 2.10: Even and odd mode electric (E) and magnetic field (B)intensity patterns for
two coupled conductors.
Odd mode and even mode transmission characteristics for a two line coupled system are:
Effective Characteristic Impedance,

𝑍𝑍𝑜𝑜𝑜𝑜𝑜𝑜 = �

𝐿𝐿𝑜𝑜𝑜𝑜𝑜𝑜
𝐿𝐿0 − 𝐿𝐿𝑚𝑚
=�
𝐶𝐶𝑜𝑜𝑜𝑜𝑜𝑜
𝐶𝐶𝑔𝑔 + 2𝐶𝐶𝑚𝑚

(2.22)
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𝑍𝑍𝑒𝑒𝑒𝑒𝑒𝑒𝑒𝑒 = �

𝐿𝐿𝑒𝑒𝑒𝑒𝑒𝑒𝑒𝑒
𝐿𝐿0 + 𝐿𝐿𝑚𝑚
=�
𝐶𝐶𝑒𝑒𝑒𝑒𝑒𝑒𝑒𝑒
𝐶𝐶𝑔𝑔

(2.23)

This will give us the relationship,
𝐿𝐿𝑒𝑒𝑒𝑒𝑒𝑒𝑒𝑒 > 𝐿𝐿0 > 𝐿𝐿𝑜𝑜𝑜𝑜𝑜𝑜

(2.24)

𝐶𝐶𝑒𝑒𝑒𝑒𝑒𝑒𝑒𝑒 < 𝐶𝐶0 < 𝐶𝐶𝑜𝑜𝑜𝑜𝑜𝑜

(2.25)

Propagation delay,
𝑇𝑇𝑇𝑇𝑜𝑜𝑜𝑜𝑜𝑜 = �𝐿𝐿𝑜𝑜𝑜𝑜𝑜𝑜 𝐶𝐶𝑜𝑜𝑜𝑜𝑜𝑜 = �(𝐿𝐿0 − 𝐿𝐿𝑚𝑚 )(𝐶𝐶0 + 𝐶𝐶𝑚𝑚 )

(2.26)

𝑇𝑇𝑇𝑇𝑒𝑒𝑒𝑒𝑒𝑒𝑒𝑒 = �𝐿𝐿𝑒𝑒𝑒𝑒𝑒𝑒𝑒𝑒 𝐶𝐶𝑒𝑒𝑒𝑒𝑒𝑒𝑒𝑒 = �(𝐿𝐿0 + 𝐿𝐿𝑚𝑚 )(𝐶𝐶0 − 𝐶𝐶𝑚𝑚 )

(2.27)

𝑤𝑤ℎ𝑒𝑒𝑒𝑒𝑒𝑒 𝐿𝐿0 𝑖𝑖𝑖𝑖 𝑠𝑠𝑠𝑠𝑠𝑠𝑠𝑠 𝑖𝑖𝑖𝑖𝑖𝑖𝑖𝑖𝑖𝑖𝑖𝑖𝑖𝑖𝑖𝑖𝑖𝑖𝑖𝑖 𝑎𝑎𝑎𝑎𝑎𝑎 𝐶𝐶0 = 𝐶𝐶𝑔𝑔 + 𝐶𝐶𝑚𝑚

Striplines or buried microstrips that are embedded in homogenous dielectric should
not exhibit velocity differences due to the fact that the product of LC remains constant.
However, in this research we will explore the crosstalk impact on homogeneous structures
on broadside and edge side routing with dense spacing. For non-homogeneous systems,
such as microstrip lines, the product of LC does not remain constant because the
electromagnetic fields are traveling partially in air and partially in dielectric material of the
board. Therefore, even and odd mode patterns that travel at different velocities will
generate far-end crosstalk. Generally, the odd mode travels faster than even mode for
microstrip lines because electric fields partially fringe into air which has a lower
permittivity than the dielectric material.
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2.3 DECOUPLING THE MTL EQUATIONS BY SIMILARITY
TRANSFORMATION (MODAL DECOMPOSITION)
Small form factor devices are gaining popularity and are in higher demand from the
industry. In order to support this demand, multiple studies has been conducted to mitigate
or solve the issue. Differential signaling is one of the methods that can be reduce crosstalk
but requires twice as many signals. Thus, it will increase the cost and consume more power
when compared to single-ended signals.
Modal signaling or modal decomposition is the most recent preferred technique that
can offer better solutions due to less complexity and power demands compared to other
approaches. Even and odd mode propagations for n-coupled lines will be more complicated
compared with two-line systems. For n-coupled lines, modal signals propagate on up to N
distinct modes with functions of the electric and magnetic field strengths and driven signals
on each of the lines. Even and odd-modes for a two-line system does not apply directly to
calculate modal impedance and velocities calculation for n-coupled lines. Thus, modal
decomposition provides us a model for the behavior of a coupled system using multiple
single line simulations, which simplifies the analysis without scarificing the accuracy.
Modal decomposition transforms the nXn RLGC matrices into sets of n vectors,
known as eigenvectors, that each weighted by a constant value called an eigenvalue. This
technique allows us to diagonalizable the RLGC matrix so that off-diagonal matrix entries
are zero. The behavior of an n-coupled line system is analyzed as a set of isolated
transmission lines, each propagating modal voltage and modal current waves. In this
approach, modal RLGC matrices are transforming to line voltages and currents to modal
voltages and currents [5].
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General solutions to decouple MTL equations start with the telegrapher equations
and the derivations as shown below [5]:

𝜕𝜕𝜕𝜕(𝑧𝑧, 𝑡𝑡)
𝜕𝜕𝜕𝜕(𝑧𝑧, 𝑡𝑡)
= −𝑅𝑅𝑅𝑅(𝑧𝑧, 𝑡𝑡) − 𝐿𝐿
𝜕𝜕𝜕𝜕
𝜕𝜕𝜕𝜕

𝜕𝜕𝜕𝜕(𝑧𝑧, 𝑡𝑡)
𝜕𝜕𝜕𝜕(𝑧𝑧, 𝑡𝑡)
= −𝐺𝐺𝐺𝐺(𝑧𝑧, 𝑡𝑡) − 𝐶𝐶
𝜕𝜕𝜕𝜕
𝜕𝜕𝜕𝜕

(2.28)

(2.29)

For the sinusoidal steady-state condition, simplify to
𝑑𝑑𝑉𝑉� (𝑧𝑧)
= −(𝑅𝑅 + 𝑗𝑗𝑗𝑗𝑗𝑗)𝐼𝐼(𝑧𝑧) = −𝑍𝑍̂𝐼𝐼̂(𝑧𝑧)
𝑑𝑑𝑑𝑑

𝑑𝑑𝐼𝐼̂(𝑧𝑧)
= −(𝐺𝐺 + 𝑗𝑗𝑗𝑗𝑗𝑗)𝑉𝑉(𝑧𝑧) = −𝑌𝑌�𝑉𝑉� (𝑧𝑧)
𝑑𝑑𝑑𝑑

(2.30)

(2.31)

The resulting equation in 2.28 and 2.29 is a set of coupled, first-order ordinary differential
equations with complex coefficients.
Alternatively, first-order phasor MTL equations can be placed in the form of
uncoupled second-order ordinary differential equations with respect to line position z.

𝑑𝑑2
𝑉𝑉� (𝑧𝑧) = 𝑍𝑍̂𝑌𝑌�𝑉𝑉� (𝑧𝑧)
𝑑𝑑𝑧𝑧 2

(2.32)

𝑑𝑑2
𝐼𝐼̂(𝑧𝑧) = 𝑌𝑌�𝑍𝑍̂𝐼𝐼̂(𝑧𝑧)
𝑑𝑑𝑧𝑧 2

(2.33)
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Notes:
1. Since R (per-unit-length resistance), L (internal and external inductance), G (perunit-length conductance), and C (per-unit-length capacitance) are symmetric
matrices, 𝑍𝑍̂ and 𝑌𝑌� are also symmetric.

2. 𝑍𝑍̂ and 𝑌𝑌� matrices do not commute, 𝑍𝑍̂𝑌𝑌�≠𝑌𝑌�𝑍𝑍̂ so a proper order of multiplication must
be observed.

3. Per-unit-length parameter matrices RLGC are independent of distance, z, if the line
is uniform.
We will concentrate on solving the second-order differential equations. 𝑍𝑍̂𝑌𝑌� and 𝑌𝑌�𝑍𝑍̂

matrices coupled together, that is each set of voltages and currents affect all other sets of
voltages and currents. The essential idea is to decouple them with a similarity
transformation. We will use a change of variable to decouple the second-order differential
equations by putting them into the form of n separate equations.
Transform mode quantities vary as [5]:
𝑉𝑉� (𝑧𝑧) = 𝑇𝑇�𝑉𝑉 𝑉𝑉�𝑚𝑚 (𝑧𝑧)

(2.34)

𝐼𝐼̂(𝑧𝑧) = 𝑇𝑇�𝐼𝐼 𝐼𝐼̂𝑚𝑚 (𝑧𝑧)

(2.35)

𝑇𝑇�𝑉𝑉 (Voltage eigenvectors) and 𝑇𝑇�𝐼𝐼 (current eigenvectors) define a change of variables

between the actual phasor line voltages (𝑉𝑉� ) and currents (𝐼𝐼̂), and the mode voltages (𝑉𝑉�𝑚𝑚 )
and currents (𝐼𝐼̂𝑚𝑚 ). Substituting these into second-order MTL equations gives [5],
𝑑𝑑 2
𝑉𝑉� (𝑧𝑧) = 𝑇𝑇�𝑉𝑉−1 𝑍𝑍̂𝑌𝑌�𝑇𝑇�𝑉𝑉 𝑉𝑉�𝑚𝑚 (𝑧𝑧) = 𝛾𝛾� 2 𝑉𝑉�𝑚𝑚 (𝑧𝑧)
𝑑𝑑𝑑𝑑 2 𝑚𝑚
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(2.36)

𝑑𝑑2
𝐼𝐼̂𝑚𝑚 (𝑧𝑧) = 𝑇𝑇�𝐼𝐼−1 𝑌𝑌�𝑍𝑍̂𝑇𝑇�𝐼𝐼 𝐼𝐼̂𝑚𝑚 (𝑧𝑧) = 𝛾𝛾� 2 𝐼𝐼̂𝑚𝑚 (𝑧𝑧)
2
𝑑𝑑𝑑𝑑

(2.37)

The objective is to decouple these second-order equations by finding 𝑇𝑇�𝑉𝑉 and 𝑇𝑇�𝐼𝐼 that
simultaneously diagonalize 𝑍𝑍̂𝑌𝑌� and 𝑌𝑌�𝑍𝑍̂ via similarity transformations as:
𝑇𝑇�𝑉𝑉−1 𝑍𝑍̂𝑌𝑌�𝑇𝑇�𝑉𝑉 = 𝛾𝛾� 2

(2.38)
(2.39)

𝑇𝑇�𝐼𝐼−1 𝑍𝑍̂𝑌𝑌�𝑇𝑇�𝐼𝐼 = 𝛾𝛾� 2

Where 𝛾𝛾 2 is an nXn diagonal matrix and yields the n propagation constants 𝛾𝛾𝑖𝑖 of n modes:
𝛾𝛾� 2
⎡ 1
𝛾𝛾� 2 = ⎢ 0
⎢⋮
⎣0

0
𝛾𝛾�22
⋱
…

…
⋱
⋱
0

0
⎤
⋮⎥
0⎥
𝛾𝛾�𝑛𝑛2 ⎦

(2.40)

𝑇𝑇�𝑉𝑉 are the eigenvectors of 𝑍𝑍̂𝑌𝑌� and 𝑇𝑇�𝐼𝐼 are the eigenvectors of 𝑌𝑌�𝑍𝑍̂. The eigenvalues of 𝑍𝑍̂𝑌𝑌�

and 𝑌𝑌�𝑍𝑍̂ are the same due to the fact that the eigenvalues of matrix 𝑍𝑍̂𝑌𝑌� and 𝑌𝑌�𝑍𝑍̂ transpose

the same way. Hence, we only need to find a 𝑇𝑇�𝑉𝑉 or 𝑇𝑇�𝐼𝐼 that can diagonalizes the product of
𝑍𝑍̂𝑌𝑌� and 𝑌𝑌�𝑍𝑍̂.

Thus, the equations governing the mode voltages and currents in 2.36 and 2.37 are

decoupled and have the simple solution [5]:
𝑉𝑉�𝑚𝑚 (𝑧𝑧) = 𝑒𝑒 −𝛾𝛾�𝑧𝑧 𝑉𝑉�𝑚𝑚+ + 𝑒𝑒 𝛾𝛾�𝑧𝑧 𝑉𝑉�𝑚𝑚−

(2.41)

+
−
𝐼𝐼̂𝑚𝑚 (𝑧𝑧) = 𝑒𝑒 −𝛾𝛾�𝑧𝑧 𝐼𝐼̂𝑚𝑚
+ 𝑒𝑒 𝛾𝛾�𝑧𝑧 𝐼𝐼̂𝑚𝑚

(2.42)

Where the matrix exponential are defined as:
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𝑒𝑒

∓𝛾𝛾𝛾𝛾

𝑒𝑒 ∓𝛾𝛾1𝑧𝑧
=� 0
⋮
0

0
𝑒𝑒 ∓𝛾𝛾21𝑧𝑧
⋱
…

…
0
⋱
⋮ �
⋱
0
0 𝑒𝑒 ∓𝛾𝛾𝛾𝛾𝛾𝛾

(2.43)

∓
𝑉𝑉�𝑚𝑚∓ and 𝐼𝐼̂𝑚𝑚
are nx1 vectors associated with the forward/backward travelling waves of the

modes. Transforming back to the actual voltages/current via equation 2.34, and 2.35 gives,
𝑉𝑉� (𝑧𝑧) = 𝑇𝑇�𝑉𝑉 �𝑒𝑒 −𝛾𝛾�𝑧𝑧 𝑉𝑉�𝑚𝑚+ + 𝑒𝑒 𝛾𝛾�𝑧𝑧 𝑉𝑉�𝑚𝑚− �

(2.44)

+
−
𝐼𝐼̂(𝑧𝑧) = 𝑇𝑇�𝑖𝑖 �𝑒𝑒 −𝛾𝛾�𝑧𝑧 𝐼𝐼̂𝑚𝑚
+ 𝑒𝑒 𝛾𝛾�𝑧𝑧 𝐼𝐼̂𝑚𝑚
�

(2.45)

+ ̂−
Line voltage and current contains 𝑉𝑉�𝑚𝑚+ , 𝑉𝑉�𝑚𝑚− , 𝐼𝐼̂𝑚𝑚
, 𝐼𝐼𝑚𝑚 in equation 2.34 and 2.35 are related to

the equation 2.30 and 2.31 ,

+
−
+
−
𝑉𝑉� (𝑧𝑧) = 𝑌𝑌� −1 𝑇𝑇�𝐼𝐼 𝛾𝛾��𝑒𝑒 −𝛾𝛾�𝑧𝑧 𝐼𝐼̂𝑚𝑚
+ 𝑒𝑒 𝛾𝛾�𝑧𝑧 𝐼𝐼̂𝑚𝑚
� = 𝑌𝑌� −1 𝑇𝑇�𝐼𝐼 𝛾𝛾�𝑇𝑇�𝐼𝐼−1 𝑇𝑇�𝐼𝐼 �𝑒𝑒 −𝛾𝛾�𝑧𝑧 𝐼𝐼̂𝑚𝑚
+ 𝑒𝑒 𝛾𝛾�𝑧𝑧 𝐼𝐼̂𝑚𝑚
�
+
−
𝑉𝑉� (𝑧𝑧) = 𝑍𝑍̂𝑐𝑐 𝑇𝑇�𝐼𝐼 �𝑒𝑒 −𝛾𝛾�𝑧𝑧 𝐼𝐼̂𝑚𝑚
+ 𝑒𝑒 𝛾𝛾�𝑧𝑧 𝐼𝐼̂𝑚𝑚
�

(2.46)

(2.47)

𝑤𝑤ℎ𝑒𝑒𝑒𝑒𝑒𝑒 𝑍𝑍̂𝑐𝑐 = 𝑌𝑌� −1 𝑇𝑇�𝐼𝐼 𝛾𝛾�𝑇𝑇�𝐼𝐼−1

Referring to equation 2.38 and 2.39, the modal decomposition technique has been widely
used to mitigate crosstalk due to the eigenvectors being orthogonal, which allows us to
diagonalize the RLGC matrix. Signals sent on each conductor are decoupled and
theoretically free of crosstalk. Therefore, it will allow us to maximize routing density at
full channel capacity.
Modal decomposition signaling requires added encoder and decoder blocks as
shown in Figure 2.11. The encoder block converts line voltages/currents to modal
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voltages/currents via a similarity transformation. The decoder block converts the modal
voltages/currents back to binary line voltages/currents [1].

1100

1100

Channel 2

Channel 3

Decoder

0011

Encoder

0011

Channel 1

0101

0011
0011
0101

Channel 4

Figure 2.11: Block diagram of modal decomposition
Each column of the transformation matrix is represented a mode and each mode is
an independent orthonormal basis vector. The encoded voltages, which are products of
associated modes and the bit combination across n conductors, are sent into the channels
and decoded at the end of channels.
For modal decomposition, each mode has its own unique characteristic impedance
and propagation velocity. Thus, modal propagation velocities and special termination
circuits might be required to ensure no reflections are introduced to the channels. In the
realistic case, system channels are lossy and discontinuous. Thus, to mitigate crosstalk for
lossy channels is challenging and requires complex encoders and precise knowledge of
channel characteristics.
Consider 4-coupled microstrip transmission lines,

36

W

1
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2

3
Dielectric

Ground Plane

4

T
H
T

Figure 2.12: Cross-section 4-coupled of microstrip transmission line channel, W=4mil,
S=4mil, H=4mil, T=2.35mil
We will calculate the eigenvectors and eigenvalues for lossless and lossy channel
at 4 GHz. Most of the existing research does not evaluate the lossy channel, which
represents the real behavior of the channel to date.
TV, the eigenvectors for lossy channels are:
0.454 + 0.0003i −0.636 + 0.0001i 0.529 + 0.0i
0.289 − 0.0003i
0.543 + 0.0
−0.307 + 0.004i −0.479 − 0.0007i −0.635 − 0.0i
�
�
0.5416 − 0.0001i 0.3091 + 0.0i −0.4642 − 0.006i 0.6499 + 0.0i
0.4535 + 0.0i
0.6369 + 0.0i 0.523 + 0.0003i −0.3022 + 0.0003i

(2.48)

TV, the eigenvectors for lossless channels are:
0.6360
0.3072
�
−0.3091
−0.6369

−0.4540
−0.5431
−0.5416
−0.4535

0.5295
−0.4797
−0.4642
0.5234

with 𝛾𝛾𝑚𝑚 , eigenvalues for lossy channels:

−0.2889
0.6347
�
−0.6499
0.3022

0.0238 + 1.4511𝑖𝑖
0
0
0
0
0.0211 + 1.3209𝑖𝑖
0
0
�
� × 102
0
0
0.020 + 1.250𝑖𝑖
0
0
0
0
0.020 + 1.214𝑖𝑖

(2.49)

(2.50)

From the matricees above, we see lossy transmission line channels consist of
complex eigenvectors and eigenvalues. Thus, the encoder and decoder design is more
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challenging and the deviation of any matrix will cause crosstalk compensation to be
degraded. However, for computational simplicity we can mostly ignore the imaginary
components since there are negligible values for computational simplicity.
Modal decomposition is promising to minimize crosstalk if each mode is
independent of the others and decoupled in time. Nevertheless, this technique is inefficient
compared to conventional signaling which requires [1]:
1. Prior knowledge of the channels to design unique encoder and decoder circuitry.
2. Encoders that consumes more power to transmit multiple voltage levels that require
complex analog Rx to identify transmitted voltages/currents on the channel.
3. Special termination circuits required at the end of the channels to ensure no
additional reflections on the channels; series termination would not be sufficient
for modal signaling because it would degrade the received modal signals resulting
in eye closures.
4. De-skew circuitry to compensate for modal delays for each conductor within the
channels.
Thus, this compensation technique is not a possible choice to substitute for traditional
binary signaling.

2.4 MODAL COMPOSITION
Modal composition is sending data as linear combinations of Eigen modes where
each conductor carries a contribution mode so that each bit is spread across multiple
conductors. This technique relies on orthogonal properties of the transformation matrix for
crosstalk compensation during decode as shown below:

38

[𝑉𝑉𝑚𝑚 ]𝑛𝑛𝑛𝑛1 = [𝑇𝑇𝑣𝑣 ]𝑛𝑛𝑛𝑛𝑛𝑛 . [𝑉𝑉]𝑛𝑛𝑛𝑛𝑛𝑛

(2.51)

[𝑉𝑉𝑚𝑚 ]𝑛𝑛𝑛𝑛1 = [𝑉𝑉]𝑛𝑛𝑛𝑛𝑛𝑛 . [𝑇𝑇𝑉𝑉−1 ]𝑛𝑛𝑛𝑛𝑛𝑛

(2.52)

Each mode in the modal composition technique is linearly independent or an orthonormal
basic vector. The matrix for each mode/column is arranged without affecting the results.
Based on equation 2.51 and 2.52, the encoded voltage is the sum of the product of column
vectors of the transformation matrix with the bit sequence. Thus, encoded voltage is a
combination of components on every mode and line voltages across each conductor. The
decoder is transformed back to binary voltages as shown,
𝑉𝑉 = 𝑇𝑇𝑣𝑣 −1
× 𝑉𝑉𝑚𝑚 (𝑛𝑛𝑛𝑛1)
(𝑛𝑛𝑛𝑛𝑛𝑛)

(2.53)

A modal composition block diagram is shown in Figure 2.13. From the block diagram,
crosstalk becomes part of the encoded signal and is removed during decode to recover the
original line voltage or current waveforms.

Figure 2.13: Block diagram of Modal Composition.
Modal composition relies on channel characteristics or prior knowledge for
transformation matrix computation. For crosstalk compensation, the transformation matrix
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must be orthogonal so that its inverse will be equal to its transpose. Similar to modal
decomposition, complex vector matrices are required for encoder and decoder. Thus, the
matrix is not fully orthogonal and limits the effectiveness of crosstalk compensation. This
technique requires higher power due to unique voltage levels for each conductor and has
similar disadvantages to that of modal decomposition. Nevertheless, modal composition
requires static termination and no delay-compensation circuitry for crosstalk cancellation.

2.5 CROSSTALK HARNESSED SIGNALING (CHS)
The modal composition approach offers a better approach compared to modal
decomposition techniques, which only required static termination and without skewcircuitry. This will be a significant advantage for high-volume-manufacturing.
Nevertheless, modal composition still depends on channel characteristics and prior
knowledge for a transformation matrix. Thus, it is very complicated to design the encoders
and decoders to compensate for manufacturing variations and lossy channel. Powerhungry circuitry, for encoders and decoders requires many voltage levels to mitigate
crosstalk in the channel. These two methods do not offer significant advantages to be an
alternative method to replace traditional binary signaling.
Crosstalk Harnessed Signaling (CHS) is an approach that overcomes disadvantages
of modal decomposition and modal composition. This concept was introduced by
Chaitanya Sreerama in collaborative research between Intel and the University of South
Carolina. Mainly this technique is used to harness crosstalk instead of eliminating it. Modal
composition and modal decomposition is Eigen-mode signaling but CHS is not encoded
into specific modes defined by a decoupling transformation matrix. CHS are simple, low-
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power circuits and single transmitter driver designs for any given number of conductors. A
block diagram of CHS is shown in Figure 2.14.
Binary input data is encoded and driven onto the bus at node Q. The signal form
after Q is depends on the number of bits that are encoded. Figure 2.14, shows a quaternary
case where a signal encoded onto the bus has four levels. The binary bit pattern is recovered
at decoded output. The objective of this technique is to construct the encoding matrix such
that the noise coupled from aggressor to victim lines becomes part of the signal. Thus, it
will remove the negative attribution of crosstalk [1].
Equation 2.54 to 2.59 shows the encoding sequence for CHS[1].
𝑊𝑊11
𝑉𝑉𝑄𝑄 = 𝑉𝑉𝑏𝑏𝑏𝑏𝑏𝑏 𝑊𝑊 = �𝑉𝑉𝑄𝑄1 … 𝑉𝑉𝑄𝑄𝑄𝑄 � = [𝑉𝑉𝑏𝑏𝑏𝑏𝑏𝑏1 … 𝑉𝑉𝑏𝑏𝑏𝑏𝑏𝑏𝑏𝑏 ] � ⋮
𝑊𝑊𝑁𝑁1
•

•
•

… 𝑊𝑊1𝑁𝑁
⋱
⋮ �
… 𝑊𝑊𝑁𝑁𝑁𝑁

(2.54)

𝑉𝑉𝑄𝑄1 through 𝑉𝑉𝑄𝑄𝑄𝑄 are the multi-level voltage steps onto the channel at node Q.
𝑉𝑉𝑏𝑏𝑏𝑏𝑏𝑏1 through 𝑉𝑉𝑏𝑏𝑏𝑏𝑏𝑏𝑏𝑏 are discrete binary voltages input of the encoder.

𝑊𝑊 is the encoding matrix that has specific properties to spread each binary across

N lines of the bus. W is an orthogonal square matrix with real entries, obeying
𝑊𝑊 −1 = 𝑊𝑊 𝑇𝑇

The encoded data 𝑉𝑉𝑏𝑏𝑏𝑏𝑏𝑏1 through 𝑉𝑉𝑏𝑏𝑏𝑏𝑏𝑏𝑏𝑏 propagates down to the node R and is sampled by the

decoder at the receiver. The data arriving at node R is the encoded data driven onto the
channels at node Q convolved with the impulse response of the channel h(t), as shown in
equation 2.55 :

•

𝑉𝑉𝑅𝑅 = 𝑉𝑉𝑄𝑄 ∗ ℎ

(2.55)
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Figure 2.14: CHS Block diagram
Where, ℎ(𝑡𝑡) = 𝐹𝐹 −1 {𝑆𝑆(𝑓𝑓)} and 𝐹𝐹 −1 denotes the inverse Fourier transform of the Sparameter matrix 𝑆𝑆{𝑓𝑓}.

The data is recovered at node S by decoding circuit:

𝑉𝑉𝑠𝑠 = 𝑉𝑉𝑅𝑅 𝑊𝑊 −1

𝑊𝑊11
= [𝑉𝑉𝑆𝑆1 … 𝑉𝑉𝑆𝑆𝑆𝑆 ] = [𝑉𝑉𝑅𝑅1 … 𝑉𝑉𝑅𝑅𝑅𝑅 ] � ⋮
𝑊𝑊𝑁𝑁1

… 𝑊𝑊1𝑁𝑁 −1
⋱
⋮ �
… 𝑊𝑊𝑁𝑁𝑁𝑁

(2.56)

W is eigenvectors with an orthogonal square matrix with real valued entities which obeyed
𝑊𝑊 −1 = 𝑊𝑊 𝑇𝑇 , whose columns and rows are both orthogonal unit vectors.
𝑊𝑊11
𝑊𝑊21
𝑊𝑊 = �
𝑊𝑊31
𝑊𝑊41

𝑊𝑊21
𝑊𝑊22
𝑊𝑊32
𝑊𝑊42

𝑊𝑊31
𝑊𝑊23
𝑊𝑊33
𝑊𝑊43

𝑊𝑊41
𝑊𝑊24
�
𝑊𝑊34
𝑊𝑊44
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(2.57)

To get the encoding matrix W requires, equation 2.43 to provide some insight into the
required properties to recover a signal for bit 1, assuming 𝑉𝑉𝑄𝑄 ≈ 𝑉𝑉𝑅𝑅 (with low channel loss

and low-reflections).

𝑉𝑉𝑠𝑠 = 𝑉𝑉𝑅𝑅 𝑊𝑊 −1 = �𝑉𝑉𝑄𝑄 ∗ ℎ�𝑊𝑊 −1 = [𝑉𝑉𝑏𝑏𝑏𝑏𝑏𝑏 𝑊𝑊 ∗ ℎ]𝑊𝑊 −1 ≈ 𝑉𝑉𝑏𝑏𝑏𝑏𝑏𝑏 𝑊𝑊𝑊𝑊 −1

𝑊𝑊11 𝑊𝑊12 𝑊𝑊13 𝑊𝑊14 𝑊𝑊11
𝑊𝑊21𝑊𝑊22 𝑊𝑊23 𝑊𝑊24 𝑊𝑊12
[𝑉𝑉𝑆𝑆1 𝑉𝑉𝑆𝑆2 𝑉𝑉𝑆𝑆3𝑉𝑉𝑆𝑆4 ] ≈ [𝑉𝑉𝑏𝑏𝑏𝑏𝑏𝑏1𝑉𝑉𝑏𝑏𝑏𝑏𝑏𝑏2𝑉𝑉𝑏𝑏𝑏𝑏𝑏𝑏3𝑉𝑉𝑏𝑏𝑏𝑏𝑏𝑏4 ] �
��
𝑊𝑊31𝑊𝑊32 𝑊𝑊33 𝑊𝑊34 𝑊𝑊13
𝑊𝑊41 𝑊𝑊42 𝑊𝑊43 𝑊𝑊44 𝑊𝑊14

𝑊𝑊21
𝑊𝑊22
𝑊𝑊23
𝑊𝑊24

𝑊𝑊31
𝑊𝑊32
𝑊𝑊33
𝑊𝑊34

𝑊𝑊41
𝑊𝑊42
�
𝑊𝑊43
𝑊𝑊44

(2.58)

(2.59)

Recovering the bit stream at conductor 1,
2
2
2
2)
𝑉𝑉𝑆𝑆1 = 𝑉𝑉𝑏𝑏𝑏𝑏𝑏𝑏1 (𝑊𝑊11
+ 𝑊𝑊12
+ 𝑊𝑊13
+ 𝑊𝑊14

+ 𝑉𝑉𝑏𝑏𝑏𝑏𝑏𝑏2 (𝑊𝑊11 𝑊𝑊21 + 𝑊𝑊12 𝑊𝑊22 + 𝑊𝑊13 𝑊𝑊23 + 𝑊𝑊14 𝑊𝑊24 )

(2.60)

+ 𝑉𝑉𝑏𝑏𝑏𝑏𝑏𝑏3 (𝑊𝑊11 𝑊𝑊31 + 𝑊𝑊12 𝑊𝑊32 + 𝑊𝑊13 𝑊𝑊33 + 𝑊𝑊14 𝑊𝑊34 )

+ 𝑉𝑉𝑏𝑏𝑏𝑏𝑏𝑏4 (𝑊𝑊11 𝑊𝑊41 + 𝑊𝑊12 𝑊𝑊42 + 𝑊𝑊13 𝑊𝑊43 + 𝑊𝑊14 𝑊𝑊44 )

Here, the sum of squares of each row or column is non-zero and the dot product between
all rows and columns is zero, thus interference from adjacent binary bit streams can be
minimized. Thus, CHS allows the W matrix to represent channel equalization and help to
compensate for losses and reflections in addition to crosstalk. CHS is a recommended static
eigenvector matrix as shown in equation 2.61.
1
1
1
1
−1 −1 1
1
𝑊𝑊 = �
�
1 −1 −1 1
1 −1 1 −1

(2.61)

CHS offers various advantages compared to modal decomposition and modal
composition. CHS signaling helps to reduce crosstalk noise with static encoding matrix
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and crosstalk becomes part of the signals and is removed during the decode sequence. It
does not require complex terminations or training algorithms and it can be implemented
with relatively simple, low-power circuits and single transmitter driver designs.
Nevertheless, CHS may be positive to phase changes, ISI and power noise that will prevent
total cancellation of crosstalk during decode.
As an example, four-coupled microstrip transmission lines are examined for the
second output conductor signal,

Figure 2.15: Four-coupled channel on microstrip routing
Based on existing study, the static encoding matrix for encode and decode provides
optimum performance without required prior knowledge of the channel routing and layout.
CHS is a part of the modal composition technique and it is sufficient to have only static
termination. Thus, it is help to reduce the complexity of the design for low-power circuits.
However, this concept is relatively new and there is a possibity this technique is susceptible
to ISI, phase power noise as static encoding matrix and static termination does not work at
certain data rates or certain channel routings. This dissertation will be an extension of the
CHS study to explore the limitations of this concept.
Besides that, the CHS static encoding matrix is adding common-mode noise factors
to the channel and causing the eye closing for conductor 1 as compared to the other
conductors with differential signals. As shown in the equation 2.62 to 2.66. [1]
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𝑉𝑉𝑆𝑆 = 𝑉𝑉𝑅𝑅 𝑊𝑊 −1 = [𝑉𝑉𝑅𝑅1

𝑉𝑉𝑅𝑅2

𝑉𝑉𝑅𝑅3

𝑉𝑉𝑆𝑆1 = 𝑉𝑉𝑅𝑅1 + 𝑉𝑉𝑅𝑅2 + 𝑉𝑉𝑅𝑅3 + 𝑉𝑉𝑅𝑅4

1
𝑉𝑉𝑅𝑅4 ] �1
1
1

−1 1
1
−1 −1 −1
�
1 −1 1
1
1 −1

(2.62)

(2.63)

𝑉𝑉𝑆𝑆2 = (𝑉𝑉𝑅𝑅3 + 𝑉𝑉𝑅𝑅4 ) − (𝑉𝑉𝑅𝑅1 + 𝑉𝑉𝑅𝑅2 )

(2.64)

𝑉𝑉𝑆𝑆3 = (𝑉𝑉𝑅𝑅1 − 𝑉𝑉𝑅𝑅2 ) + (𝑉𝑉𝑅𝑅4 − 𝑉𝑉𝑅𝑅3 )

(2.65)

𝑉𝑉𝑆𝑆4 = (𝑉𝑉𝑅𝑅1 − 𝑉𝑉𝑅𝑅2 ) + (𝑉𝑉𝑅𝑅3 − 𝑉𝑉𝑅𝑅4 )

(2.66)

Equation 2.67 shows how the noise is susceptible to conductor 1. Any commonmode noise in the channel would affect conductor 1 and this will obviously be observed
for nibble-to-nibble coupling. However, there are options to reduce coupling for nibble-tonibble coupling by reducing the data rate, placing ground traces between nibbles, or wider
spacing between nibbles when using CHS signaling. [1]
𝑉𝑉𝑆𝑆1 = (𝑉𝑉𝑅𝑅1 + 𝑉𝑉𝑛𝑛𝑛𝑛𝑛𝑛𝑛𝑛𝑛𝑛 ) + (𝑉𝑉𝑅𝑅2 + 𝑉𝑉𝑛𝑛𝑛𝑛𝑛𝑛𝑛𝑛𝑛𝑛 ) + (𝑉𝑉𝑅𝑅3 + 𝑉𝑉𝑛𝑛𝑛𝑛𝑛𝑛𝑛𝑛𝑛𝑛 ) + (𝑉𝑉𝑅𝑅4 + 𝑉𝑉𝑛𝑛𝑛𝑛𝑛𝑛𝑛𝑛𝑛𝑛 )
𝑉𝑉𝑆𝑆1 = 𝑉𝑉𝑅𝑅1 + 𝑉𝑉𝑅𝑅2 + 𝑉𝑉𝑅𝑅3 + 𝑉𝑉𝑅𝑅4 + 4𝑉𝑉𝑛𝑛𝑛𝑛𝑛𝑛𝑛𝑛𝑛𝑛

(2.67)
(2.68)

For conductor 2 which have differential signals we can see that noise is canceled as
shown in equation 2.69 . This will apply to conductor 3 and conductor 4 too.
𝑉𝑉𝑆𝑆2 = (𝑉𝑉𝑅𝑅3 + 𝑉𝑉𝑛𝑛𝑛𝑛𝑛𝑛𝑛𝑛𝑛𝑛 ) + (𝑉𝑉𝑅𝑅4 + 𝑉𝑉𝑛𝑛𝑛𝑛𝑛𝑛𝑛𝑛𝑛𝑛 ) − (𝑉𝑉𝑅𝑅1 + 𝑉𝑉𝑛𝑛𝑛𝑛𝑛𝑛𝑛𝑛𝑛𝑛 ) − (𝑉𝑉𝑅𝑅2 + 𝑉𝑉𝑛𝑛𝑛𝑛𝑛𝑛𝑛𝑛𝑛𝑛 )
𝑉𝑉𝑆𝑆2 = (𝑉𝑉𝑅𝑅3 + 𝑉𝑉𝑅𝑅4 ) − (𝑉𝑉𝑅𝑅1 + 𝑉𝑉𝑅𝑅2 )
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(2.69)
(2.70)

CHS studied on edge-routing show less effect with discontinuity issues in cascaded
trace segments and length mismatch is supported up to 200 mil. By adding two vias and
two connectors, CHS signaling still retains benefits and has less significant impact on the
channel except via transitions caused by signal attenuation and ground return paths created
in the connectors. This causes an altered shape of eye diagram and increases the commonmode noise at conductor 1.

2.6 CROSSTALK CANCELLATION TECHNIQUES COMPARISON
The previous chapter has shown that CHS techniques offer advantages compared
to modal decomposition and composition.

Table 2.1 compares the advantages and

disadvantages for all the techniques that have been introduced in the previous chapter.
TRADITIONAL

MODAL DECOMPOSITION

MODAL COMPOSITION

CROSSTALK HARNESSED SIGNALING(CHS)

Figure 2.16: Eye diagram of traditional signal, Modal Decomposition, Modal
Composition and CHS for 5” channel at 8 Gbps [1]
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Figure 2.16 shows the eye diagrams for modal decomposition, modal composition
and CHS techniques. The CHS concept is quite promising for mitigating crosstalk even
with higher densely routing, has higher bandwidth and less complexity compared to
existing Eigen-mode signaling techniques.
Table 2.1: Comparison between modal decomposition, modal composition and CHS

Modal Decomposition
Pros:
• In classic 2D,
instantaneous field
propagation theory,
orthogonal modes
minimize crosstalk.
Each mode is
independent of the
others and
decoupled in time.

Modal Composition
Pros:
• A complementary
technique for modal
decomposition. It does
not require complex
termination schemes
and is less susceptible
to modal delays
compared to modal
decomposition.

Cons :
• A poor
approximation at
high data rates.
• Requires prior
knowledge of
channels
• Power hungry
circuitry
• Complex training
algorithms
• Difficult
interconnect
characterization
• Complex
termination
schemes.

Cons:
• Requires a prior
knowledge of the
channel
• Power hungry
circuitry
• Complex training
algorithms
• Difficult interconnect
characterization.
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Crosstalk Harnessed
Signaling(CHS)
Pros:
• Retains many benefits of
modal signaling without
the overhead.
• Agnostic to interconnect
behavior, only the
number of lines matter.
• No training required,
one matrix works for N
lines.
• No complex termination
needed and maybe none
in some cases.
• Allows maximum
density routing
Possible Cons:
• New concept is required
to be introduced in the
industry.
• Common-Mode matrix
is sensitive to noise but
there are ways to reduce
it.

We have compared the advantages and disadvantages for mitigating crosstalk using
existing techniques that derive from modal signaling concept. Overall, CHS is the most
efficient method to date. However, since this technique is relatively new, it could possibly
have some limitations to its ultimate effectiveness. Table 2.2 summarizes the future
recommendations to improve CHS performance.
Table 2.2: CHS foreseen improvements
ITEMS
Improve the mitigation of crosstalk and
increase the bandwidth.

RECOMMENDATION
Idea : Broadside geometric routing
Benefits: Increase bandwidth(BW) by
more than >16X, maximize routing
density, and eliminate reference planes.
Predicted Issues: The concept may not
have advantages for broadside routing
compared to edge routing and it is more
complicated to understand crosstalk
properties.
CHS has unknown credibility for N- Idea: Improve CHS capability by
lines in various configurations.
considering
N-lines
in
various
configurations.
Benefits: To verify the limitation of CHS.
Analysis for N-lines and ISI.
Encoded/Decoder
based
on Idea: Introduce a new training matri.x
Mathematical Concept.
Benefits: Capable of supporting higher
frequencies by mitigating crosstalk and
losses.
Implementation for Wide Applications Idea: Do ROTI analysis for Electrical
Interconnect Sectors and PCBs
Benefits: Drive market to implement this
new method by showing advantages of this
concept to electrical interconnects with
lower cost.
Predicted Issues: Detailed study is
required on Connectors, Vias and Cable
types that currently exist in the market.
CHS Common-Mode Noise in Nibble- Idea: New static encoded matrix.
to-Nibble Coupling
Benefits: Capable of supporting dense
routing for nibble-to-nibble coupling
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CHAPTER 3CHS NOVEL ROUTING
3.1 INTRODUCTION
Based on previous research [6], the CHS concept shows that crosstalk is not the
main limiter in the system. Theoretically, we can minimize spacing between the
transmission lines close to manufacturing tolerances and maximize bus bandwidth/volume
(BW/Vol). This paves the way to explore novel layout structures that can maximize the
channel-bandwidth per unit volume. There are a number of possible configurations to
achieve this goal. Figure 3.1 shows one of the possibilities for novel routing.
Power/Ground
Dielectric Height(H)

Width(W)

Dielectric Height(H)

Width(W)

Spacing(S)

Spacing(S)
Spacing (S)

Spacing (S)

Dielectric Height(H)
Power/Ground

Dielectric Height(H)
Power/Ground

Figure 3.1: 3D Novel geometries structure.
From Figure 3.1, the bus usable density increased by >10X and the resulting
potential bandwidth had gains of 31X for a 4 layer 3D matrix at DDR4 speeds to provide
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the highest bus performance in the smallest volume as illustrated in Figure 1.8[1]. This
analysis assumes that other signal and power integrity issues relating to the ground and
power reference were ignored for these theoretical gains. These applications will achieve
adaptable power and bandwidth configurability that can allow “on the fly” choices to
minimize I/O power consumption[1].
In this research, two types of 3D Novel routing configurations will be analyzed and
starts with one nibble (4-bits) 4-coupled transmission line. Then, the best 3D Novel
structure will be choosen for detailed analysis such as nibble-nibble, termination and length
mismatch to explore the CHS weaknesses and strengths on this strcuture.
Power/Ground
Width(W)

Width(W)
Spacing(S)

Substrate

Spacing(S)

Substrate

Spacing(S)

Dielectric Height(H)

Dielectric Height(H)

Power/Ground

Power/Ground

Spacing(S)

Conductor/Trace

Figure 3.2: Stripline broadside routing and microstrip broadside routing.
3D stacked trace routing offers several advantages over edge coupled geometries,


Pushing the benefit beyond 16X to maximize cross-sectional density through novel
broadside geometries at acceptable cost.



Maximize bus usable density by >10X.



Eliminating the signal references will result in potential theoretical bandwidth gains
of 31X for a 4-layer broadside matrix at DDR4 speeds. This will provide highest
bus performance in the smallest volume.
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Scale the bus bandwidth with power to achieve adaptable power/Bandwidth
configurability. Enable users to extend battery life or maximize mobile/handheld
potential by making power/performance tradeoffs.

In this research, the novel routing feasibility analysis includes:


CHS will build on existing information to see what the issues and concerns exist
on broadside structures. The objective is to demonstrate the advantages of
broadside routing over edge-to-edge routing with thorough simulations and to
determine the limitations of the CHS concept.



Investigate broadside CHS routing performance, bandwidth scalability and
limitations in terms of performance, efficiency and maximizing BW/Volume.



Explore the usable density in broadside CHS routing and eliminate signal reference
planes paving the way for a variety of channel topologies.



Reconsider other geometry configurations that can potentially increase the
BW/Volume. (Trace thickness, material properties and spacing).



Explore CHS performance on stripline and microstrip edge routing with different
routing/geometry properties.

3.2 FUNDAMENTALS OF TRANSMISSION LINES PROPERTIES FOR
MICROSTRIP AND STRIPLINE EDGE- ROUTING AND
BROADSIDE-ROUTING
Homogeneous and symmetric routing of transmission lines theory is well understood
especially on stripline edge routing and broadside routing. However, there are no detailed
studies on microstrip broadside routing yet compared to edge routing. In the beginning, we
will start with the fundamental concept of transmission lines for microstrip and stripline
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edge-side and broad-side routing. This includes impedance, propagation delay and
crosstalk properties.
The analysis will start with two-line edge coupled signals and broadside coupled
signals as illustrated in Figure 3.3.

H1=8 W=4

H1=8
W=4

1

2

T=2.35

S=2,4,8,12
Ɛr1=3.9
H1=8
Tanδ=0.015

Unit=mils

Ɛr1=3.9
Tanδ=0.015

1

T=2.35
S=2,4,8,12

2
Unit=mils

H1=8

(a) Stripline Edge-routing

(b) Stripline Broadside-routing
W=4

1
Unit=mils

S=4

H1=4

W=4

2

T=2.35

Ɛr1=3.9
Tanδ=0.015

Ɛr1=3.9
Tanδ=0.015

1

T=2.35
S=2,4,8,12

2

H1=4

(c)Microstrip Edge-routing

Unit=mils

(d) Microstrip Broadside-routing

Figure 3.3: Two-couple of transmission line for microstrip and stripline edge-side and
broadside routing
3.2.1

CHARACTERISTIC IMPEDANCE

Characteristic impedance is defined as the ratio of the voltage and current by a signal
travelling at any point on a transmission line. In stripline and microstrip edge routing, the
trace width (W) and dielectric height (H1, H2) have the greatest role to modify the
characteristic impedance.
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16

8

12
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Trace Width (mil)

(a) Dielectric Height variation(W,S=4mil) (b) Trace Width variation (H=4mil)
Figure 3.4: Characteristic Impedance dependency on dielectric thickness and trace width
This is similar to broadside routing except that the vertical (inter-layer) spacing is
the additional parameters to modify the characteristic impedance as illustrated in Figure
3.5. The characteristic impedance value will decrease for tighter spacing or coupling since
the fringe fields increase. The characteristic impedance for edge coupling shows similar
impedance values between trace1 and trace2 as illustrated in Figure 3.5 based on equation
2.5 except on microstrip broadside routing. For microstrip broadside coupling, the distance
between trace1 and trace2 to the reference plane is different which causes the impedance
differentiation between these traces. The impedance will decrease for the signal close to
the reference plane due to the capacitance value increasing between signal and reference
plane. We are not seeing impedance differences on dual-striplines due to the adjacent
reference plane existing between the traces. However, we will see an impedance difference
between traces for more than three interlayer striplines.
The CHS approach is a variant of modal composition which is not dependent on
terminations. A static matrix would be sufficient but similar to binary signaling, matched
terminations help to reduce the reflections. The extra margin benefits from the CHS
concept during crosstalk noise cancelling, will providing room for design tradeoffs. In edge
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routing, the characteristic impedance is equivalent for each conductors but this is the
opposite scenario for broadside routing. In existing research on CHS microstrip edge
routing [1], it is shown that termination has less of an impact based on an eye opening
margin as illustrated in Figure 3.21. However, we will investigate whether the CHS
termination sensitivity assumption is still valid for broadside-routing or the extra margin is
not sufficient in this structure.

Characteristic Impedance versus Trace Spacing
Characteristic Impedance (ohms)

140
120
100

Stripline Trace1 Edge Routing
Stripline Trace2 Edge Routing
Microstrip Trace1 Edge Routing
Microstrip Trace2 Edge Routing
Stripline Trace1 Broadside Routing
Stripline Trace2 Broadside Routing
Microstrip Trace1 Broadside Routing
Microstrip Trace2 Broadside Routing

80
60
40
20
2

4
8
Trace Spacing(mils)

12

Figure 3.5: Characteristic impedance for edge and broadside routing
3.2.2

PROPAGATION DELAY

The propagation delay is relatively highly dependent on the dielectric constant; the
higher the dielectric constant, the slower the speed and the longer the time delay for the
signal to propagate. Based on Figure 3.6, microstrip edge-routing travels faster than
stripline edge-routing since the electromagnetic field is a mixture of the dielectric constant
and air which leads to a lower effective dielectric constant compared to a stripline.
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The difference between the propagation delay for stripline edge routing and broadside
routing is insignificant since both of the routings are embedded in the dielectric and have
the same effective dielectric value. The propagation delay is equal between trace one and
trace two for a symmetric structure except for microstrip broadside coupling. As shown in
Figure 3.3, trace 2 has a slower speed than trace1 since trace2 is embedded in the uniform
dielectric where the speed is slower than in air. Thus, microstrip broadside routing will
suffer skew between traces compared to stripline. We will investigate in section 3.3 if CHS
is still able to handle this or lead to a CHS limitation.
Propagation Delay (ns/m)
6.80

Propagation Delay (ns/m)

6.60
Stripline Trace1 Edge Routing
Stripline Trace2 Edge Routing
Microstrip Trace1 Edge Routing
Microstrip Trace2 Edge Routing
Stripline Trace1 Broadside Routing
Stripline Trace2 Broadside Routing
Microstrip Trace1 Broadside Routing
Microstrip Trace2 Broadside Routing

6.40
6.20
6.00
5.80
5.60
5.40
5.20

Trace Spacing (mils)

5.00
2

4

8

12

Figure 3.6: Propagation delay for edge routing and broadside routing

3.2.3

CROSSTALK

In the previous section, we have studied the characteristic impedance and propagation
delay for edge coupled and broadside coupled routing between stripline and microstrip
transmission lines. Microstrip broadside routing exhibits different behavior compared to
other routing due to asymmetrical routing that exists in this structure between trace 1 and
trace 2.
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Crosstalk is an undesirable coupling energy that will occur if there are electromagnetic
fields interacting between aggressor and victim signals. As explained in section 2.2, mutual
inductance and mutual capacitance are the two mechanisms that cause crosstalk. We will
compare the far-end crosstalk impact for each routing configuration by sending the input
signals with 30% rise time of the unit interval (UI)/pulse width on the aggressor signals
(conductor 1 as illustrated in Figure 3.3). Then, the far-end crosstalk is measure at the
victim line on conductor 2. The dimensions of the stripline and microstrip routing is
designed to meet an ~50Ω impedance in this analysis. Microstrip edge-coupling shows
significant far-end crosstalk on the victim signals as illustrated in Figure 3.7(a). The
microstrip configuration has weaker mutual capacitive coupling than inductive coupling
driving a negative FEXT. However, for striplines edge-coupling yields insignificant farend crosstalk on the victim signals due to the more homogeneous system. Simulations have
shown that far-end crosstalk for striplines is almost zero due to the magnetic and capacitive
couplings being almost equal. Microstrip broadside routing shows degradation on far-end
crosstalk compared to edge-routing. This is because the homogenous region exists for the
microstrip broad-side on trace 2. Stripline broadside routing shows higher crosstalk
compared to stripline edge routing. The far-end noise voltage will increase if the spacing
between the traces is decreased and the coupling will be stronger.
Figure 3.8 shows the eye opening for microstrip and stripline edge-side and broadsidecoupling on traditional binary signaling for a 6 inch trace length and 8 mil spacing between
conductors at an 8 Gbps data rate. For microstrips, far-end crosstalk always exists since the
currents never fully cancel because of the velocity variation between even and odd modes.
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(a) Microstrip Edge-Coupling

(b) Stripline Edge-Coupling

(c) Microstrip Broadside-Coupling

(d) Stripline Broadside-Coupling

Figure 3.7: Far-end Crosstalk between edge and broadside coupling
Striplines are less susceptible to crosstalk since the effective dielectric is constant. The
odd and even mode velocities are constant and equal. If the CHS concept applies for a
homogenous structure, we might see insignificant improvement in CHS since there is less
crosstalk. However, for multiple conductors that route vertically or horizontally, such as
3D Stripline Novel routing, noise might increase. Reflection is one of the main concerns
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in signal integrity, so proper termination is required. The reflected energy will revert and
increase the crosstalk at the resonant frequencies.

(a) Microstrip Edgeside-Coupling

(b) Microstrip Broadside-Coupling

(c) Stripline Edgeside-Coupling

(d) Stripline Broadside-Coupling

Figure 3.8: Eye Diagrams for Traditional Binary Signaling with different configurations
Figure 3.9 shows the eye diagram plot to exhibit the effect by having matched
termination and mismatched termination on 50 ohm stripline edge-routing.

Figure 3.9: 50Ω versus 100Ω termination on stripline edge-routing
In a multiple trace systems, the switching mode will cause the electric and magnetic
fields to interact with each other which will impact the characteristic impedance, higher
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crosstalk and velocity of transmission lines. We will investigate the CHS performance on
four-coupled (one nibble) and eight-coupled (2-nibble) transmission lines in the next
section. As explained in section 2.3, even-modes and odd-modes are the switching modes
that exist for two-line traces. Even-mode switching occurs when the traces carry equal
magnitude and are in phase with each other, while odd-mode occurs when one trace carries
equal magnitude while the other is 180ᵒ of out phase. The even and odd mode analysis is
valid for TEM lines in homogeneous medium or symmetrically coupled identical lines in
an inhomogeneous medium. For edge-routing, the classic even and odd modes are better
known for microstrip broadside routing as shown in Figure 3.10.

+

+

+

Ground

Ground
Even Mode
Ground

+

-

Odd Mode
Ground

+

+

Ground

-

Ground

Figure 3.10: Artist conception of even and odd mode electric and magnetic field intensity
pattern for edge routing

The even and odd mode analysis is valid for symmetric homogenous and
inhomogeneous configurations where the electric and magnetic field can be placed in
symmetrically. Microstrip broadside routing is basically asymmetric, so even and odd
modes cannot propagate independently [13]. Therefore, the even and odd mode analysis is
no more than an approximation at this stage as shown in Figure 3.11.
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Figure 3.11: Artist conception of even and odd mode electric and magnetic field patterns
for microstrip broadside routing
A two-coupled microstrip broadside system is shown in Figure 3.12,

Figure 3.12: Microstrip broadside on two-conductor system and equivalent circuit model
of two-coupled lines
A 2D field simulator is used to model the electromagnetic interaction between the
transmission lines and to calculate the capacitance and inductance matrix. The capacitance
and inductance matrix for Figure 3.12 is,

Capacitance= �

C11
C21

C12
162.6 −58.6
�=�
� pF/m
C22
−58.6 95.28
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(3.1)

Inductance= �

L11
L21

L12
162.6 −58.6
�=�
� nH/m
L22
−58.6 95.28

(3.2)

C11, is the self-capacitance of line 1(C1g) and Cm is the mutual capacitance. L11 is
the self-inductance and Lm is the mutual inductance between conductor 1 to conductor 2.
The switching pattern will alter the effective characteristic impedance and propagation
delay of transmission lines where there is a strong coupling between traces. In the two-line
model, the switching pattern for the even mode and odd mode are illustrated in Figure
3.13[13]

Figure 3.13: Even and Odd modes for microstrip broadside routing
Assume L11≠ L22, C1g≠C2g and applying Kirchhoff’s voltage law in Figure 3.12.
Even Modes,
𝑑𝑑𝑑𝑑1
𝑑𝑑𝑑𝑑1
𝑑𝑑𝑑𝑑1
+ 𝐿𝐿𝑚𝑚
= (𝐿𝐿11 + 𝐿𝐿𝑚𝑚 )
𝑑𝑑𝑡𝑡
𝑑𝑑𝑡𝑡
𝑑𝑑𝑑𝑑

𝑉𝑉1 = 𝐿𝐿11
𝑉𝑉2 = 𝐿𝐿22
𝐼𝐼1 = 𝐶𝐶1𝑔𝑔

(3.3)

𝑑𝑑𝑑𝑑2
𝑑𝑑𝑑𝑑2
𝑑𝑑𝑑𝑑2
+ 𝐿𝐿𝑚𝑚
= (𝐿𝐿22 + 𝐿𝐿𝑚𝑚 )
𝑑𝑑𝑡𝑡
𝑑𝑑𝑡𝑡
𝑑𝑑𝑑𝑑

(3.4)

𝑑𝑑𝑑𝑑1
𝑑𝑑(𝑉𝑉1 − 𝑉𝑉1 )
𝑑𝑑𝑑𝑑1
+ 𝐶𝐶𝑚𝑚
= �𝐶𝐶1𝑔𝑔 �
𝑑𝑑𝑡𝑡
𝑑𝑑𝑡𝑡
𝑑𝑑𝑑𝑑

𝐼𝐼2 = 𝐶𝐶2𝑔𝑔

𝑑𝑑𝑑𝑑2
𝑑𝑑(𝑉𝑉2 − 𝑉𝑉2 )
𝑑𝑑𝑑𝑑1
+ 𝐶𝐶𝑚𝑚
= �𝐶𝐶2𝑔𝑔 �
𝑑𝑑𝑡𝑡
𝑑𝑑𝑡𝑡
𝑑𝑑𝑑𝑑
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(3.5)

(3.6)

𝐿𝐿𝑒𝑒𝑒𝑒𝑒𝑒𝑒𝑒
𝑍𝑍𝑒𝑒𝑒𝑒𝑒𝑒𝑒𝑒 = �
= 133.55 ohms, impedance seen by line 1
𝐶𝐶𝑒𝑒𝑒𝑒𝑒𝑒𝑒𝑒
𝑇𝑇𝑇𝑇𝑒𝑒𝑒𝑒𝑒𝑒𝑒𝑒 = �𝐿𝐿𝑒𝑒𝑒𝑒𝑒𝑒𝑒𝑒 ∗ 𝐶𝐶𝑒𝑒𝑒𝑒𝑒𝑒𝑒𝑒 = 4.8 ns/m, time delay seen by line 1
𝐿𝐿𝑒𝑒𝑒𝑒𝑒𝑒𝑒𝑒
𝑍𝑍𝑒𝑒𝑒𝑒𝑒𝑒𝑒𝑒 = �
= 69.3 ohms, impedance seen by line 2
𝐶𝐶𝑒𝑒𝑒𝑒𝑒𝑒𝑒𝑒
𝑇𝑇𝑇𝑇𝑒𝑒𝑒𝑒𝑒𝑒𝑒𝑒 = �𝐿𝐿𝑒𝑒𝑒𝑒𝑒𝑒𝑒𝑒 ∗ 𝐶𝐶𝑒𝑒𝑒𝑒𝑒𝑒𝑒𝑒 = 7.2 ns/m, time delay seen by line 2

(3.7)

(3.8)

(3.9)

(3.10)

Odd Modes,

𝑉𝑉1 = 𝐿𝐿11
𝑉𝑉2 = 𝐿𝐿22
𝐼𝐼1 = 𝐶𝐶1𝑔𝑔
𝐼𝐼2 = 𝐶𝐶2𝑔𝑔

𝑑𝑑𝑑𝑑1
𝑑𝑑(−𝐼𝐼1 )
𝑑𝑑𝑑𝑑1
+ 𝐿𝐿𝑚𝑚
= (𝐿𝐿11 − 𝐿𝐿𝑚𝑚 )
𝑑𝑑𝑡𝑡
𝑑𝑑𝑡𝑡
𝑑𝑑𝑑𝑑

(3.11)

𝑑𝑑𝑑𝑑2
𝑑𝑑(−𝐼𝐼2 )
𝑑𝑑𝑑𝑑2
+ 𝐿𝐿𝑚𝑚
= (𝐿𝐿22 − 𝐿𝐿𝑚𝑚 )
𝑑𝑑𝑡𝑡
𝑑𝑑𝑡𝑡
𝑑𝑑𝑑𝑑

(3.12)

𝑑𝑑𝑑𝑑2
𝑑𝑑(𝑉𝑉2 − (−𝑉𝑉2 ))
𝑑𝑑𝑑𝑑2
+ 𝐶𝐶𝑚𝑚
= �𝐶𝐶2𝑔𝑔 + 2𝐶𝐶𝑚𝑚 �
𝑑𝑑𝑡𝑡
𝑑𝑑𝑡𝑡
𝑑𝑑𝑑𝑑

(3.14)

𝑑𝑑𝑑𝑑1
𝑑𝑑(𝑉𝑉1 − (−𝑉𝑉1 ))
𝑑𝑑𝑑𝑑1
+ 𝐶𝐶𝑚𝑚
= �𝐶𝐶1𝑔𝑔 + 2𝐶𝐶𝑚𝑚 �
𝑑𝑑𝑡𝑡
𝑑𝑑𝑡𝑡
𝑑𝑑𝑑𝑑

(3.13)

The characteristics impedance and time delay will be different for each conductor due
to asymmetric structures. Nevertheless, details studied in this area is still required for future
research to understand the crosstalk behavior on asymmetric structures and retarded
effects.
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3.3 CROSSTALK IN MICROSTRIP SIGNALS
3.3.1 MICROSTRIP EDGE-COUPLING

The Crosstalk Harnessed Signaling (CHS) concept is used to harness crosstalk instead
of eliminating it by encoding and decoding the signals with an orthogonal square matrix
with real entries whose columns and rows are both orthogonal unit vectors. An eigenvector
matrix is chosen such that the squares of each row and column are non-zero and the dot
products between all rows and columns is zero. Thus, the interference from adjacent binary
bit streams can be minimized [1]. CHS signaling is 4-level which the column representing
the modes as indicates below, W
1
1
𝑊𝑊 −1 = �
1
1

T=1

SM=3

-1
-1
1
1

1
-1
-1
1

1
-1
�
1
-1

(3.15)

W=4

1

2

3

4

T=2.35

S=1,2,4
H1=4

Ɛr1=3.9
Tanδ=0.015
Unit=mils

Figure 3.14: Microstrip of four-conductor and eye diagrams with 4 mils trace spacing,
six-inch trace length at 8 Gbps data rate. Traditional Signaling (Red), CHS (Blue)
Existing research [6] has shown that the CHS concept improves eye openings on
microstrip edge-coupling as shown in Figure 3.14. From the matrix, conductor one is
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common-mode in nature and this would effect the performance if any noise exists in the
system. Multiple traces with dense routing will interact with each other in magnetic and
electric fields which will alter the characteristic impedance and velocity of the signals.
Decreasing the spacing between the signals for multiple traces will usually increase
crosstalk noise. In the existing study, CHS shows the possibility of supporting traces with
4 mil spacing for microstrip routing compared to traditional signaling that requires at least
16 to 20 mil spacing to adjacent signal based on a 4 mil dielectric height.
In this research, the spacing between traces is reduce from 4 mil to 2 mil to achieve
higher routing density. Good eye opening is achieved with two mil spacing at six inches
trace length.

Figure 3.15: Eye opening between traditional binary signaling and CHS for 2 mils
spacing, six-inch trace length at 8 Gbps data rate. Traditional binary signaling (Red),
CHS (Blue)
Reducing the spacing from 4 mil to 2 mil offers an ~20X increase in routing density
compared to the original CHS existing research [1] target.
We have seen microstrip edge-routing that is able to support up to 2 mil spacing
and offer an ~20X increase on routing density compared to an original CHS target which
is ~16X. However, how dense CHS can support for microstrip routing? By using same
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configuration as shown in Figure 3.17, we will vary the trace spacing, trace width and
dielectric height as shown in Table 3.1.

200
~max bandwidth with no crosstalk

Bandwidth/Volume (GB/s/in3)

180

~1.5X

160
140

Traditional pitch 4-16-4

120

CHS pitch 4-4-4

100

CHS pitch 4-2-4

80
~16X
60
40
20
~DDR max bandwidth(Current) Pitch 4-16-4
0
0

10000

20000
30000
Data Rate (MT/s)

40000

50000

Figure 3.16: Bandwidth/Volume to demonstrate the BW increase with 2 mils spacing
over 4 mils spacing compared to conventional method.

SMT
DH

T

TS
TW

T
Figure 3.17: Microstrip Routing Configuration reference for Table 3.1
Table 3.1: Microstrip configuration for dense routing based on Figure 3.19
Trace
Trace
Width(TW) Spacing (TS)
Case1
2
2
Case2
1
1
Case

Copper
Thickness(T)
1.2
1.2

65

Dielectric
Height(DH)
2
1

Soldermask
Thickness(SMT)
3.1
2.1

Previous analysis shows routing density will increase by ~16X over traditional signaling
but with ‘Case 1’ and ‘Case 2’ it can potentially support ~2X-4X over the default CHS
bandwidth/density and ~64X over traditional binary signaling as shown in Figure 3.18.
600
Bandwidth/Volume(GB/s/in3)

~assumption max bandwidth with no crosstalk

500

CHS pitch 4-4-4
CHS pitch 4-2-4
CHS pitch 2-2-2
CHS pitch 1-1-1
Traditional pitch 4-16-4

400
300

~64X

200
100
Default

~16X

0
0

10000

20000
30000
Data Rate(MT/s)

40000

50000

Figure 3.18: Bandwidth/Volume to demonstrate the BW increase with 1mils spacing and
trace width over 4 mils spacing compared to conventional method
Figure 3.19 shows eye opening for ‘Case 1’ and ‘Case 2’ with six inch trace lengths
at an 8 Gbps data rate. Based on the eye margin, we see little effect by reducing the width,
spacing, and dielectric height from 4 mil to 1 mil. At a 12 Gbps data rate, CHS shows good
eye opening with an eye height >200mV and eye width >41ps across all conductors.
CHS is not dependent on termination but good termination helps signal integrity to
reduce the reflection and increase performance. CHS signaling eliminates crosstalk noise
and the extra margin can be used to reduce the termination requirement or other design
tradeoff. Figure 3.21 shows eye diagrams on matched termination and open termination for
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channels between traditional binary signaling and CHS at conductor 3 based on fourcoupled of microstrip edgeside traces as shown in Figure 2.12. Besides that, CHS shows
little effect on cascaded segments with trace spacing variation, and length mismatch
support up to 100 mil based on previous research [1].

(a) Case 1(Width=2 mil, Spacing=2 mil)
(b) Case 2(Width=1 mil, Spacing=1 mil)
Figure 3.19: Eye opening densely microstrip routing based Table 3.1with six-inch trace
length at 8 Gbps data rate. Traditional Binary Signaling (Red), CHS (Blue)

(a) Case 1(Width=2 mil, Spacing=2 mil)
(b) Case 2(Width=1 mil, Spacing=1 mil)
Figure 3.20: Eye opening densely microstrip routing based on Table 3.1with six-inch.
Traditional Binary Signaling (Red), CHS (Blue)
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In this research, we will modify the trace width and spacing between conductors as
shown in Figure 3.22 and Figure 3.23. Increasing or reducing the trace width will alter the
characteristic impedance significantly compared to spacing between conductors. Trace
width and spacing variations show little impact on CHS eye opening (eye area) as shown
in Figure 3.22. Thus, CHS shows less dependency on trace width and spacing variation if
the trace width and spacing value is 2X different.

(a) Terminated

(b) Unterminated

Figure 3.21: Traditional Signal (Red) and CHS Signal (Blue) eye diagram at 8 Gbps with
different termination for six inches microstrip bus
2.4mil, εr=3 56Ω 4 mil

42Ω

4mil, εr=3.9, tanδ=0.015

8 mil

4 mil

56Ω
4 mil

4 mil

42Ω

2.4mil, εr=3

tanδ=0.015

56Ω

56Ω
4 mil
4mil, εr=3.9, tanδ=0.015
4 mil

8 mil

8 mil

56Ω

56Ω

tanδ=0.015

2.35 mil

2.35 mil

Figure 3.22: Eye diagrams with 2X cross section (width and spacing variation) difference
between all conductors. Traditional binary signaling (Red), CHS (Blue)
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However, CHS eye opening shows little effect on conductor 1 and conductor 3 if
the trace width and spacing variation is >3X different among conductors. The reflection
and skew might cause some impact on CHS performance but still retains good eye opening.

2.4mil 58Ω

12mil

4 mil
4mil, εr=3.9, tanδ=0.015

34Ω
12 mil

12mil

43Ω

εr=3 58Ω

2.4mil 58Ω

16mil

4 mil
4mil, εr=3.9, tanδ=0.015

8mil

29Ω
16 mil

16mil

43Ω

εr=3

58Ω

8mil

Figure 3.23: Eye diagram with trace width and spacing variation within 3X cross section
difference between all conductors. Traditional binary signaling (Red), CHS (Blue)
3.3.2 MICROSTRIP BROADSIDE-COUPLING

Dual reference striplines are gaining popularity in reducing cost and helping to
enable smaller form factors. By using the same dual stripline concept, dual-microstrip are
introduced and CHS analysis is extended in this structure. In broadside microstrip routing,
only one reference plane is required compared to dual stripline routing; which will reduce
the number of layer in a stack up. In broadside routing, crosstalk exists between inter-layer
and dual microstrip configurations is asymmetric based on reference plane location of the
distance between each conductor. In microstrip broadside routing, the analyses are covered
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for ‘vertical broadside’ and the combination of two traces that is a ‘combination of vertical
and horizontal’ as illustrated in Figure 3.24.

H1,Ɛr1

εresin
Prepreg,εr2
W
S
2
1

H2

Core

εresin

T

T

1

Ɛr2

H1

S Core, εr1

3

W

S

Prepreg

2

Ɛr1

4

εresin

Prepreg,εr2

Core
T

3

Ɛr2

S

Prepreg

Reference Plane, GND
εresin

4

H2,Ɛr1

Core

Reference Planes, GND

(a)Combination of Vertical
and Horizontal Broadside Routing

(b) Vertical Broadside Routing

Figure 3.24: Four-couple transmission Line for a ‘combination of vertical and broadside
routing’ and ‘vertical broadside’
In vertical routing, each conductor will have a different impedance that depends on
the distance from a reference plane. Thus, in ‘vertical broadside’, there is a different
impedance for each trace while ‘horizontal and vertical’ combinations only consist of two
different impedances different as illustrated in Figure 3.25. Thus, the skew is more
controllable compared to a ‘four vertical broadside’ structure. CHS is less sensitive to
termination compared to traditional signals on edge-routing based on previous research [1].
This is because CHS does provide an extra margin on crosstalk reduction to compensate
for reflection noise. However, the reflection might be a concern for this structure since the
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characteristic impedance is different for each conductor. The extra margin provided by
CHS may not be sufficient for this structure if the reflection and skew/delay is too high.

120

Impedance (ohms)

100

Impedance value for each trace for Microstrip Broadside Routing
114
Combination Vertical and
Horizontal
Vertical Broadside
94
88
88
75

80
68
60

68
52

40
20
0
Trace1

Trace2

Trace3

Trace4

Figure 3.25: Trace Impedance for four-couple transmission Line for ‘combination of
vertical and broadside routing’ and ‘vertical broadside’
CHS is applied on this structure with the equivalent simulation parameter, H2=8
mil, H1=1.2 mil, W=4 mil, S=4 mil, dielectric permittivity=3.9, solder mask
permittivity=3, loss tangent=0.015 and trace length=6inches. In this structure, there will be
an impedance difference between the traces but we will be using a fixed termination value
of 50 ohms in this analysis.
Each conductors have a different impedance due to their asymmetric configuration.
There is no detailed study that has been explored on asymmetric structures with CHS
implementation or the modal decomposition method. As mentioned earlier, asymmetric
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analysis is no more than an assumption and future research will need to be considered in
this area. CHS analysis is implemented on broadside coupling and shows a performance
degradation compared to microstrip edge-routing. Conductor 3 and Conductor 4 are
embedded in dielectric which is less susceptible to crosstalk compared to Conductor 1 and
Conductor 2. Conductor 3 and Conductor 4 yields signals that are close to the reference
plane and are homogenous. Figure 3.26 shows the eye diagram for microstrip broadside
routing for both configurations of vertical and horizontal. CHS shows a limitation on
asymmetric structure compared to a symmetric structure. There is no eye opening seen for
each conductor. Besides that, the CHS eye opening at conductor 3 and conductor 4 is worse
than traditional binary signaling.

(a) Combination of Vertical
and Broadside Routing

(b) Vertical Broadside Routing

Figure 3.26: Eye Diagrams for horizontal broadside routing and vertical routing at 8
Gbps for a 6-inch trace length. Traditional binary signaling (Red), CHS (Blue)
Nevertheless, CHS is still valid on asymmetric broadside routing but trace length
is limited to one inch with known common-mode noise issues on conductor one as
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illustrated in Figure 3.27. This known issue offers multiple solutions that can solve this
problem by simply increasing the spacing so nibbles are isolated or by placing ground
traces between nibbles [1]. The longer the trace length the less the benefit of CHS since
crosstalk is not the main limiter for this structure but reflection and skew between the trace
are the main problems causing this problem as explained below.

(a) Combination of Vertical
and Broadside Routing

(b) Vertical Broadside Routing

Figure 3.27: Eye Diagram for broadside routing at 8 Gbps with a 1-inch trace length
Investigations will start with a simple two-line routing as illustrated in Figure 3.3.
Same methodology such as edge routing, show the CHS eye opening is degraded
comparing to traditional signals for broadside routing as illustrated Figure 3.28 with 4 mil
trace spacing at a ten-inch trace length. The eye diagram is degraded for microstrip
broadside coupling using a CHS TV matrix. However, a dynamic matrix shows better eye
recoverable compared to CHS TV matrix but it is not working on 4-couple (nibble)
transmission lines.
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(a) CHS Fixed Encoded Matrix

(b) Dynamic Encoded Matrix

Figure 3.28: Eye Diagrams for microstrip broadside routing between CHS Fixed TV
matrix and Dynamic matrix at 8 Gbps for a 10-inch trace length
CHS static matrix for four lines is shown in 2.61 . Two-coupled transmission lines
obeys CHS matrix rules as shown in equation 3.16,

[row1].[row2]=[1

1].[-1

Tv = �

1
-1

1
�
1

1]=-1+1=0

(3.16)
∑2N=1 T2v =1+1=2

(3.17)

Based on a modal decomposition method, the eigenvector (Tv) matrix for
microstrip broadside coupling for two-lines is

0.9643
Tv = �
-0.2646

0.1747
�
0.9846

(3.18)

The dynamic matrix shows two modes, even mode and odd mode, which is
comparable with a CHS static matrix. However, the distribution values on a dynamic
matrix is almost equivalent to an odd mode and single mode as predicted by HFSS modal
solution as seen in Figure 3.29.
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Figure 3.29: Propagation Modes for Microstrip broadside-routing
We will compare the transmission line behavior between edge-side routing and
broadside routing. Mutual inductances and mutual capacitances between traces is the
culprit of crosstalk. To mitigate crosstalk, the inductance and capacitance matrix
transforms line voltage and currents to encoded voltages and currents. Encoding is used to
construct the encoding matrix such that noise from aggressor to victim lines becomes part
of the signals. Then, the signal response is decoded back to line voltages and currents.
Static eigenvector matrices or encoding matrices are used to translate line voltages to
encoded voltages and decode the signals. We will use the encoding/decoding matrix to
calculate the mutual inductance and capacitance between edge routing and broadside
routing. Assume lossless to simplify the calculation,

Impedances are

Zedgeside = �

64
� Ω
64

(3.19)

98
Zbroadside = � � Ω
63

(3.20)
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For edge-side, the impedance is equivalent between conductors while broadside
shows different impedance for each conductor. In this configuration, there is an ~30ohm
difference between the conductors. The impedance difference will increase if the spacing
between trace is increased since the top conductor distance to the reference plane will
increase. Propagation delays are

5.3
PDedgeside = � � ns/m
5.3
PDbroadside = �

(3.21)

5.3
� ns/m
6.5

(3.22)

The propagation delay for broadside routing is different between conductor 1 and
conductor 2. The speed of propagation for conductor 1 is always faster since the effective
dielectric is a mixture of PCB and air dielectric constant compared to conductor 2.
Based on static CHS Tv 2-level Matrix equation 3.16 ,
Modal Inductances are

Ledgeside = �

237
0

234
Lbroadside = �
78.9

Modal Capacitances are

(3.23)

78.9
� nH/m
614

101
0

0
� pF/m
73

169
-39

-39
� pF/m
62.5

Cedgeside = �
Cbroadside = �

0
� nH/m
440

(3.24)

(3.25)
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(3.26)

The characteristics transmission line is different between edge-side and broadside routing
by using a static CHS TV 2-level matrix. The microstrip broadside routing is asymmetric
which causes the CHS method not to work successfully for this structure. Based on the
two-line calculation, the RLGC matrix is not diagonalizable and crosstalk is not removed
from the system channel. Mutual inductance and capacitance still exists on broadside
routing compared to edge-side routing for four-couple transmission line model as shown
in equation 3.24 and 3.26. A static CHS eigenvector matrix work well for microstrip edgecoupling where the mutual inductance and capacitance is zero in equation 3.23 and 3.25.
Thus, crosstalk in microstrip edge-routing is completely removed compared to microstrip
broadside routing. Calculations are continued for four-couple transmission line by using a
CHS static 4-level matrix,
Modal Inductance is
1247
-103
Lbroadside = �
0
0

-103
278
0
0

0
0
193
4

0
0
� nH/m
4
322

(3.27)

0
0
� pF/m
-26
110.2

(3.28)

Modal Capacitance is
30.9
18.1
Cbroadside = �
0
0

18.1
0
152.9
0
0
201.3
0
-26

Four-coupled transmission lines in broadside routing still shows same behavior as two-line
transmission lines where the mutual capacitance and inductance is not totally removed
based on a 4-level CHS static matrix. Based on Figure 3.26, no eye opening is seen at six
inches trace lengths for microstrip broadside routing but good eye opening is seen at one
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inch trace lengths as shown in Figure 3.27. The propagation delay, is calculated between
six-inch and one-inch trace lengths. Equation 3.29 and 3.30, shows the propagation delay
difference between one and six-inch trace lengths. There is an ~2 ns difference between
the farthest conductors from the reference plane compared to a near reference plane at sixinch trace length for broadside routing. At one inch trace length the skew difference
between trace is ~200ps. Although crosstalk is not totally cancelled based on a CHS static
matrix. However, less skew between conductors shows acceptable eye opening with CHS
concept as illustrated in Figure 3.28. Thus, the CHS concept still can be implemented for
microstrip broadside routing but the modification is required in the transmitter or receiver
to compensate for the skew. Besides that, multiple reflection issue for each conductor
probably adds another factor that cause CHS not to work well.
Propagation delay for horizontal and vertical broadside routing is
8.7 1.9
1.9 8.7
PD6 inches = �j2.9 j1.2
j1.2 j2.9
1.4 0.3
0.3 1.4
PD1 inch = �j0.5 j0.2
j0.2 j0.5

0
0
10
0

0
0
0 � ns
10

0 0.1
0.1 0
1.6 0 � ns
0 1.6

(3.29)

(3.30)

Propagation delay for vertical broadside routing is
12.4
1.9
PD6 inches = � j2.9
j1.2

1.9
14.8
j1.2
j2.9

0
0
14
0

0
0
0 � ns
11.9

(3.31)

(3.32)
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2.1
0.3
PD1 inch = �j0.5
j0.2

0.3
2.4
j0.2
j0.5

0 0.1
0.1 0
2.3 0 � ns
0 1.9

Equation 3.33 shows the dynamic matrix of combination ‘horizontal and vertical
broadside’ routing and equation 3.34 shows the dynamic routing for ‘vertical broadside’
routing. The modes are different between these configurations based on the dynamic
matrix.
0.6895 0.6466 -0.1569
-0.6903 0.6463 -0.1570
Tv = �
0.1549 0.2865 0.6861
-0.1553 0.2865 0.6928

-0.0183
0.0146
�
-0.141
0.6997

-0.0574
0.5722
Tv = �
0.6408
0.5086

-0.0096
0.2619
�
-0.8207
0.5077

0.7727
0.5038
0.3314
0.1980

0.0201
0.5800
-0.2370
-0.7792

(3.33)

(3.34)

Figure 3.30(a) shows an improvement by using a dynamic matrix for combination
‘horizontal and vertical broadside’ but is less promising for ‘vertical broadside’ routing.
In ‘vertical broadside’ the matrix shows two common-modes and two differential modes
based on a weighted value for each column. Mutual inductance and mutual capacitance
still exist by using the dynamic eigenvector matrix as shown in equations 3.35 to 3.38.

273
-8
Lm(horizontal and vertical broadside) = �
0
97

0
1056
-231
2
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0
-196
372
-41

-39
204
� nH
-68
240

(3.35)

142
-5.2
Cm(horizontal and vertical broadside) = �
-22.3
60.4

0
43
-28.8
0.3

0.2
-48.4
146
0.4

28.6
-30.6
� pF
-18.9
190.7

679
-8
Lm(vertical broadside) = �
-67
-23

378
1207
-14
9

-146
-53
310
-10

-80
-57
� nH
-15
199

100
-56.4
Cm(vertical broadside) = �
24.5
10.3

-25.9
43
-7.5
-1.4

55.4
-37.1
154
12.3

36.4
-10.6
� pF
-19.3
225

(a) Combination of ‘horizontal and vertical’

(3.36)

(3.37)

(3.38)

(b)’Vertical’ routing

Figure 3.30: Eye diagrams for microstrip broadside routing
Combination of ‘horizontal and vertical’ broadside routing still shows eye opening
using the dynamic matrix except on conductor 2 due to common mode noise generated by
the matrix. Besides that, the vertical broadside routing did not show any improvement at
conductor one and conductor two using dynamic matching due to a common mode noise
matrix.
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Nevertheless, the CHS concept may still work on asymmetric broadside microstrip
routing since the result is looks promising at shorter trace lengths or less skew between
conductors. Thus, the CHS technique may require little changes to support asymmetric
routing or alter the parameter routing that can be explored in future research. As an
example, increasing the crosstalk in the structure by altering the dielectric material to make
it inhomogeneous or by reducing the skew or impedance difference between conductors;
either by increasing the trace width of one of the conductors to match with another
conductor. The microstrip broadside routing will provide advantages for small form factors
that do not require longer traces for routing. Besides that, it will provide better benefit at a
CPU or PCH package that has spacing limitations and require shorter trace length. Adding
a time delay adjustment may help to support longer trace length while maintaining the CHS
concept. Thus, this structure is less recommended for 3D Novel routing since it requires a
lot of modification. However, it may help on embedded microstrip broadside routing.

3.4 CROSSTALK IN STRIPLINE
3.4.1 STRIPLINE EDGE-COUPLING

In a previous section, we have implemented CHS method on microstrip edgecoupling and broadside-coupling. By using the same concept, the investigation is
continuing on stripline edge-routing and broadside routing. One common technique to
achieve lower crosstalk, is to use a stripline since it is more favorable than a microstrip. In
striplines, crosstalk is dependent on dielectric constant so a design is targeted to be
symmetric and homogenous to mitigate crosstalk. In the pre-design phase, a stripline is
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homogenous but has huge potential since the system is no longer purely homogenous in
the real system due to fabrication process variations. Besides that, core and prepreg
selections will increase crosstalk due to different dielectric constants. In order to meet
impedance targets and total stack up thickness, it is very hard to meet symmetric stripline
requirements and will lead to asymmetric configuration.
Thus, we will study the CHS advantages and limitations on real designs of stripline
routing with a possible configuration of homogenous and inhomogeneous configurations.
Inhomogeneous experiments in this research use eight percent different of dielectric
constants that are typical worst-case stack up designs and included resin pocket
experiments [12]. In the standard design, signal spacing that is preferred is five times that
of dielectric thickness (S=5*H) but in this study, we will vary the spacing ratio to 1:1 to
demonstrate the crosstalk sensitivity.

Figure 3.31: Four-couple stripline routing
Table 3.2: Stripline Edge-side case study
Case
Study
Case1
Case2
Case3
Case4
Case5

Trace
Spacing(S)
8,12,16,24
8,12,16,24
8,12,16,24
8,12,16,24
8,12,16,24

Dielectric Permittivity

εr1

εresin

εr2

3.9
3.9
3
3.9
3.9

NIL
NIL
NIL
3
3

3.9
4.2
3.9
3.9
4.2
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Dielectric
Thickness(mils)
H1
H2
8
8
8
8
8
8
8
8
8
8

Table 3.2 shows the case study that will be investigated in this section with fixed
trace width (W) = 4 mils, loss tangent=0.015, trace and ground thickness (T) = 2.35 mils
as illustrated in Figure 3.31. Similar to microstrip routing, designing 50 ohm stripline
routing and fixed terminations of 50 ohms will be used in this analysis.
Figure 3.32, illustrates how far-end crosstalk results with different trace spacing
based on Table 3.1. The analysis is done using a two-line model as illustrated in Figure 3.3
by measuring the far-end crosstalk on victim line at conductor 2. Far-end crosstalk (FEXT)
is decreasing proportionally with wider spacing between the signals. As expected, an
inhomogeneous region shows higher crosstalk compared to the homogenous region since
the odd and even mode are not equivalent to each other.

8
2

12 Spacing(mils) 16

24

1
FEXT (mV)

0
-1
-2

Case1

-3

Case2
Case3

-4

Case4

-5

Case5

-6
Figure 3.32: Far-end crosstalk amplitude on stripline routing with different configuration
based on Table 3.2
The analysis starts with a homogenous edge-coupling configuration. In theory, the even
and odd mode velocity is equivalent in a homogenous medium, which means minimum
far-end crosstalk for ‘case 1’ as illustrated in Figure 3.32. Far-end crosstalk in a
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homogenous stripline is insignificant compared to microstrip routing since the capacitive
and inductive coupling are balanced between them and that will produce almost no forward
observable crosstalk. Based on ‘case 1’, almost no crosstalk is observed with less than ~2
mV at 24 mil, 16 mil and 12 mil spacing. Thus, we will expect a CHS benefit to be limited
since no far-end crosstalk observed in Figure 3.32. CHS still shows a better eye area (V*ps)
compared to traditional signal marginally as shown in Figure 3.33.

50
CHS

Traditional Signaling

Eye Area(Vps)

Spacing - 12mils

Spacing - 16mils

Spacing - 24mils

40

30
Conductor1

Conductor2

Conductor3

Conductor4

Figure 3.33: Eye opening between traditional signaling and CHS signaling for stripline
edge-side routing based on ‘case 1’ at six-inch trace length at 8 Gbps data rate
CHS shows significant improvement on eye opening for dense spacing, S=4 mil
and S=2 mil as illustrated in Figure 3.34. Four-line analysis shows a significant
improvement on conductor 2 and conductor 3 but eye degradation compared to traditional
binary signaling for conductor 4. However, this may be solved by increase the spacing or
adding a ground signal adjacent to conductor 4.
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In a real stackup design, the dielectric constant in prepreg and core will be slightly
different; i.e. up to eight percent difference [12]. The probability of a resin pocket
developing in a real design is possible since pressing the prepreg will cause pure resin to
flow between the traces. The approximate resin dielectric effective εresin =3 will be
considered in this analysis. Referring to Table 3.2, we will analyze the CHS method for
‘case 5’ on four-line couple transmission lines. Far-end crosstalk is twice as high compared
to ‘case 1’. Even and odd mode velocity will be similar for ‘case 1’ and different for ’case
5’ which contributes to crosstalk.
50
CHS

Traditional Signaling
45

Spacing - 2mils

Spacing - 4mils

Spacing - 8mils

Eye Area(Vps)

40
35
30
25
20
15
Conductor1

Conductor2

Conductor3

Conductor4

Figure 3.34: Eye opening between traditional signaling and CHS signaling for stripline
edge-side routing based on ‘case 1’ with six-inch trace length at 8 Gbps data rate
Figure 3.35 shows the eye area (Vps) comparison between traditional and CHS signals
at a 8 Gbps data rate with six-inch trace lengths. At spacing, S=2 mil the traditional signal
eye is totally closed on conductor 2 and there is minimal eye opening at conductor 3.
Increasing the length from six inches to ten inches causes eye closing for traditional binary
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signaling even at 4 mil spacing as illustrated in Figure 3.36. Thus, stripline routing is able
to support longer trace lengths up to ten-inch by using the CHS method.
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Figure 3.35: Eye area (Vps) for ‘Case 5’ at 8 Gbps data rate with six-inch trace length
and different trace spacing for traditional binary signaling and CHS.
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Figure 3.36: Eye area (Vps) for ‘Case 5’ at 8 Gbps data rate with ten-inch trace length
and different trace spacing for traditional binary signaling and CHS
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As frequency increases, loss is a dominant factor compare to crosstalk but CHS still
shows a benefit over traditional binary signaling. At 12 Gbps with 4 mil trace separation,
no eye opening is observed for traditional binary signals at six inches trace length as
illustrated in Figure 3.37.
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Figure 3.37: Eye area (Vps) for ‘Case 5’ at 12 Gbps data rate with six-inch trace length
and different trace spacing for traditional binary signaling and CHS
Figure 3.38 shows the eye opening over frequency at conductor 3 between
traditional binary signaling and CHS. Equalizer implementation will help to increase the
signals performance by mitigate the loss. In conclusion, CHS shows significant benefit
over traditional signals on dense spacing and higher data rate in stripline edge-side
structure.
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Figure 3.38: Eye Height (V) with six-inch trace length, 4 mil spacing between 4 Gbps to
16 Gbps data rate at ‘Trace 3’ between CHS and traditional binary signaling.

Figure 3.39: Eye Diagrams at 2 mil spacing, six-inch trace length at 8 Gbps and 12 Gbps
data rate, case 5. (Red- Traditional binary signaling and Blue – CHS)
CHS is still working on a stripline structure based on the analysis above and it is
possible to support single ended signal up to 12 Gbps. Analysis is continuing with nibble
to nibble structures and CHS shows significant eye opening compared to traditional
signaling at 2 mil spacing based on ‘case 5’ parameters.
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Figure 3.40: Eye Diagrams for stripline nibble-to-nibble at 2 mil spacing, six-inch trace
length at 8 Gbps data rate, case 5. (Red- Traditional binary signaling and Blue – CHS)
3.4.2 STRIPLINE BROADSIDE-COUPLING

Dual stripline benefits are included in cost reductions and enable higher routing
density that make it popular across computer designs and different business segments. Like
microstrip broadsides, dual stripline present a concern in inter-layer crosstalk.
Conventional techniques to reduce crosstalk are increasing the thickness of the dielectric
layer or routing traces orthogonally on adjacent layers. However, increasing the thickness
between dielectric will increase the total thickness of the board and long via stubs which
will add cost and weight factors for the system. Routing signal orthogonally can minimize
both the coupled loop area of magnetic and electric field but this is not always feasible on
actual designs since it will be influenced by the component placement.
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In theory, a homogenous configuration shows less susceptibility to crosstalk. In dual
striplines, the core and prepreg arrangement selection is limited so that largely depends on
the number of layers and total thickness of the stackup. Inhomogeneous configurations are
likely to happen compared to homogenous or theory design in the real system. Thus, we
will include this configuration in stripline edge-coupling as shows in Table 3.3. These are
possible configurations that need to be considered for CHS and traditional binary signaling
based on Figure 3.41.
Table 3.3: Case Study for Stripline Broadside
Case
Study
Case1
Case2
Case3
Case4
Case5

Trace
Spacing(S)
8,12,16,24
8,12,16,24
8,12,16,24
8,12,16,24
8,12,16,24

Dielectric Permittivity
εr1
εresin
εr2
3.9
NIL
3.9
3.9
NIL
4.2
3
NIL
3.9
3.9
3
3.9
3.9
3
4.2

Dielectric Thickness(mils)
H1
H2
8
8
8
8
8
8
8
8
8
8

Compared to edge-routing, the impedance is almost constant for each conductor
but broadside routing impedance will be different for each conductor. In microstrip
broadside routing, CHS shows limitations that only can be supported up to one inch due
time delay differences between traces and if routing is asymmetrical compared to stripline
routing. Stripline broadside routing shows almost equivalent propagation delays between
conductors. Four-coupled transmission lines in vertical routing show two different
impedances while vertical and horizontal combination shows the same impedance value
for each conductor as illustrated in Figure 3.41. This is a different scenario compared to
microstrip broadside routing since stripline is a symmetrical structure. Section 3.3.1, shows
CHS is less sensitive to termination compared to traditional signaling. Thus, different
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impedance on broadside routing it is not a concern and 50 ohms fixed termination will be
using for this analysis.
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(b) Vertical Routing

Figure 3.41: Stripline Broadside Configuration
Broadside coupling for combination of ‘Vertical and Horizontal’ routing shows
higher coupling compared to edge side coupling as illustrated in Figure 3.42 based on farend crosstalk amplitude value. The smaller the spacing between trace, the higher crosstalk
will be. ‘Case 5’ shows the highest crosstalk across all spacing compared to other case
studies due to inhomogeneous configurations.
CHS is based on 4-level signaling (one nibble), thus the eye diagram analysis will
be based on four-coupled striplines, which is a combination of vertical and horizontal
routing. For vertical routing, the impedance for a conductor close to reference plane is
lower compared to the conductor that is farther from a reference plane. For homogenous
stripline broadside coupling, the crosstalk is less susceptible compared to microstrip edge-

91

side routing since even and odd mode velocity is almost equivalent for striplines.
Nevertheless, CHS still shows benefit over traditional signals for homogenous
configurations at 4 mil and 8 mil spacings. Figure 3.43 shows the homogeneous eye
diagram for vertical and broadside combination routing.
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Figure 3.42: Far-End Crosstalk analysis for Vertical and Horizontal broadside routing
based on Table 3.3
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Figure 3.43: Eye area (Vps) for vertical and broadside combination routing based on
‘Case 1”configuration
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It is a higher probability that the inhomogeneous configuration will be likely to happen in
real boards and we will consider it in this research. Higher crosstalk is observed on
inhomogeneous configurations compared to homogenous structures. Figure 3.44 shows
that CHS is still valid for stripline broadside configurations with significant improvement
over traditional binary signaling.
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Figure 3.44: Eye area (Vps) for vertical and broadside combination routing based on
‘Case 5”configuration
By having dual-striplines, VIAs are required to transition the signal from one layer
to another layer. Thus, it may slightly increase the trace length of certain conductors. In
section 3.7, we will include VIA configurations on stripline broadside routing to analyze
the VIA impact in the system. A key issue of VIA implementation is discontinuity and
reflection. Besides that, bigger gaps are required between via-to-via and via-to-trace to
control the crosstalk. The CHS method still be valid for vertical routing and insignificant
impedance sensitivity as illustrated in Figure 3.45 for nibble-to-nibble eye diagrams. As
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expected, a smaller eye opening is observed at conductor one but this problem can be
resolved by adding the reference signal close to conductor one, reducing the frequency or
increasing the spacing. Figure 3.46 shows improvement on conductor 1 by increasing the
spacing between nibble-to-nibble conductors from 4 mil to 24 mil.

Figure 3.45: Eye diagrams for eight-line vertical routing at 4 mils spacing, six-inch trace
length, case 1. (Red- Traditional Binary Signaling and Blue – CHS)

Figure 3.46: Eye opening improvement for eight-line vertical routing at 4 mils spacing,
six-inch trace length, case 5
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3.5 CHS IMPLEMENTATION 3D NOVEL ROUTING
Crosstalk is less vulnerable on stripline routing compared to microstrip routing for
edge-routing. Stripline routing with inhomogeneous regions shows crosstalk is more
susceptible compares to homogenous region. The CHS concept has been proven to be
advantageous on edge-side microstrip and stripline routing in section 3.3 and 3.4. In
broadside routing, CHS shows limitations on microstrips compared to striplines but it is
still a better solution compare to traditional binary signaling. Thus, crosstalk is not a main
limiter so 3D stacked geometries will allow maximizing cross density and maximum gains.
Based on the pre-analysis on 4-coupled (nibble), CHS is considered to maximize bus usable
density by >10X and potential bandwidth gains of 31X at DDR4 speeds as indicated in
Figure 1.7.
3.5.1 3D NOVEL STRIPLINE ROUTING
Based on broadside analysis, the CHS method is promising to consider on 3D Novel
routing. 3D Novel routing for stripline routing will be considered in the analysis below. It
has two different characteristic impedances for this structure:
•

Lower impedance for the signal close to reference plane. (Conductors 1, 5, 9, 13,
4, 8, 1 and 16).

•

Higher impedance for the signal farther from reference plane. (Conductors 2, 6,
10, 14, 3, 7, 11 and 15).

Figure 3.48 illustrates the eye opening with 4 mil spacing between each trace for 3D
Novel Routing based on Figure 3.51. In a previous analysis, we have seen CHS still works
at 2 mil spacing between conductors. Thus, 3D Novel routing shows the CHS concept is
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working well even down to 2 mil spacing as illustrated in Figure 3.49. Good eye opening
is observed for four nibble-to-nibble transition across all conductor compared to traditional
signaling (except for conductor 1). Conductor 1 is inherently common mode in nature and
more susceptible to noise compared to the other conductors.
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Figure 3.47: 3D Novel Routing based for four nibble-nibble configuration

Figure 3.48: Eye opening for 3DNovel Routing based on Figure 3.47 with 4 mils spacing
between trace at 8 Gbps data rate. (Red-Traditional Binary Signaling, Blue-CHS)
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Figure 3.49: Eye opening for 3DNovel Routing based on Figure 3.47 with 2 mil spacing
between trace at 8 Gbps data rate. (Red-Traditional Binary Signaling, Blue-CHS)
We have seen in section 3.4, that we can increase the eye opening at conductor one
by adding reference signals or increasing spacing for common-mode conductors. Figure
3.50 shows improvement on conductor one by adding a reference signal close to the
common-mode signal.

Figure 3.50: Eye opening for 3D Novel Routing based on Figure 3.47 with 4 mil spacing
between trace and extra reference signal to improve the eye opening for conductor one.
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Although the eye opening is not as wide as other conductors, it is still acceptable based on
vertical eye specifications >50 mV. Besides that, there are multiple ways to increase the
eye opening at conductor one as discussed in previous section.

3.5.2 3D NOVEL STRIPLINE DESIGN TRADEOFF
In the previous analysis, 3D Novel striplines assumed the prepreg and core had the
same dielectric permittivity. Here, we will consider, how different dielectric permittivity
affects CHS 3D Novel performance. In this analysis, we will assume the minimal
difference to be around 8% for dielectric permittivity between prepreg and core. In
addition, we will randomly choose the prepreg and core value to be ~50% different for
each layer as shown in Figure 3.51.
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Figure 3.51: The dielectric permittivity variation for 8% (left) and 50% (right) differences
At 8% dielectric permittivity value difference, the CHS concept still provides
acceptable eye opening. However, an ~50% dielectric permittivity variation will cause the
CHS concept break down for this 16 path configuration since there is no eye opening on
any CHS conductor. This results might be due to a higher delay/skew between each
conductor when the encoder excites coding vertically (1, 2, 3, 4(one nibble)).
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However, horizontal coding (1, 5, 9, 13(one nibble)) excitation shows a better eye
opening since the delay between conductor is almost equivalent for each conductor shown
in Figure 3.52(c) even with ~50% dielectric permittivity variation.

(a) 8% dielectric permittivity variation

(b) 50% dielectric permittivity variation

(C) 50% dielectric permittivity variation with horizotal excitation
Figure 3.52: The eye diagrams on Conductor 1-Conductor 10 with dielectric permittivity
variation. (Red- Traditional Binary Signaling and Blue - CHS)
In a real-world design, it might be an issue to have parallel signals across all
conductors for each layer. Thus, we introduce an interlayer offset between conductors as
illustrated in Figure 3.53.

99

Ground

T
H1,Ɛr1

εresin

1

Ɛr2

εresin

6

εresin

3

εresin

S

1

7

15

11

8

12

16

εresin

Ground

14

3

7

11

8

12

16

Core

εresin

H2,Ɛr1

10

6
S

S

13

9

Prepreg

2

Ɛr2

Core

5

T

S

Ɛr1

Prepreg

4

εresin
εresin

14

10

Core

W

Ɛr2

Core

S

Ɛr2

13

9

Prepreg

2

Ɛr1

H2,Ɛr1

5

T

S

Ground

T
H1,Ɛr1

Core

W

15

Prepreg

4
Core

Ground

Figure 3.53: Stripline 3D Novel Routing with inter-layer offset
In this structure, crosstalk is reduced and we should expect the CHS concept to still
give improvements as shown in Figure 3.55. Based on microstrip edge-routing, CHS is less
dependent on termination and this principle is still valid for 3D Novel Striplines.

Figure 3.54: Eye diagrams for Stripline 3D Novel Routing with an inter-layer offset.
(Red- Traditional Binary Signaling and Blue - CHS)
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Figure 3.55: Eye opening with matched termination (left) and open termination (right) for
stripline 3D Novel routing. (Red -Traditional Binary Signaling and Blue - CHS)
Similar to edge-routing, the maximum skew (or length mismatch) between
conductors is up to 100 mils as seen in figure 3.56.

(a) No skew

(b) 100 mil length mismatch

Figure 3.56: Eye opening on 3D Novel routing, compared with no length mismatch and
100 mil length mismatch.
In 3D Novel Routing, the 4-couple (one-nibble) encoder and decoder signal
selection might be a concern since it offers three configurations / assignments included in
vertical configurations that have been used in previous analysis. Different types of
excitation shown in Figure 3.57 shows insignificant impact on eye diagram based on
equivalent parameter setups.
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Figure 3.57: The nibble (4-coupled) excitation variations considered on 3D Novel
Striplines

Figure 3.58: Eye Opening for nibble (4-couple) selection variations on 3D Novel
Stripline on Configuration (2) and Configuration (3).
(Red - Traditional Binary Signaling and Blue - CHS)
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3.5.3 3D NOVEL 32 NIBBLE-TO-NIBBLE STRUCTURES
We have also considered eight nibble-to-nibble signals horizontally as shown in Figure
3.59. In this structure, the vertical excitation assigns for data comparisons on sixteencoupled signals. Similar to 4-nibble-to-nibble structures, there are two different impedance
values.

Figure 3.59: 3D Novel Routing on eight nibble-to-nibble signals routed horizontally
CHS still shows signal integrity improvement with this structure based on thirtytwo coupled signals with acceptable eye opening compared to traditional signaling at 8
Gbps. The trace length used in this simulation is six-inch. Based on four and eight nibbleto-nibble CHS analysis, we conclude it does not matter how many coupled signals are in
the 3D Novel routing structure: there is an insignificant difference on eye opening between
four nibble-to-nibble and eight nibble-to-nibble. Thus, CHS is predicted to work acceptably
well on 3D Novel routing with an arbitrary numbers of lines. However, for traditional
signaling, the eye opening gets worst with an increasing number of coupled signals.
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Figure 3.60: Eye opening based on Figure 3.59 from conductor one to conductor 16 with
4 mil spacing. (Red- Traditional Binary signaling and blue - CHS)

Figure 3.61: Eye opening based on Figure 3.59 from conductor 17 to conductor 32 with 4
mil spacing. (Red- Traditional binary signaling and Blue - CHS)
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We have seen there is insignificant impact by increasing number of signal coupled
horizontally from four signals to eight signals. This analysis is continued by increasing the
number of signals vertically from four signals to eight signals by maintaining four signals
horizontally as illustrated in Figure 3.62. Here, the eye diagrams show similar trends to
horizontal routing and has an insignificant impact when increasing the number of nibbles
from four to eight. Thus, we conclude CHS allows supporting up to eight multiple nibbleto-nibble horizontally and vertically.
Reference Planes

Signals

Dielectric

Reference Planes

Figure 3.62: 3D Novel Routing on eight nibble-to-nibble signals routed vertically

We have always observed that, the common-mode conductor is the limitation of
CHS but this can be solved with increase the spacing, reduce the data rate or adding a
reference signal close to problematic signal. As an example in Figure 3.46, adding the
references signal close to a culprit signal helps to widen the eye opening on conductor 1.
Thus, same method can be applied for eight nibble-to-nibble configurations.
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Figure 3.63: Eye opening based on Figure 3.62 from conductor 1 to conductor 16 with 4
mils spacing. (Red- Traditional binary signaling and Blue - CHS)

Figure 3.64: Eye opening based on Figure 3.62 from conductor 17 to conductor 32 with 4
mil spacing. (Red- Traditional binary signaling and Blue - CHS)
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In Chapter 4, we will calculate how much improvement in density can be offered with 3D
Novel Routing compared to traditional binary routing. Based on 3D Novel Routing Figure
3.62, CHS signals can support up to 14 Gbps with minimum 100 mV eye vertical
requirements and more than half of the UI based on one of the conductor 11 compared to
traditional binary signaling. The eye opening plotted vs. data rate in Figure 3.65.
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Figure 3.65: Eye Height (mV) and Eye width (ps) versus data rate based on Figure 3.62
routing.

3.6 REFERENCE PLANE ELIMINATION
3.6.1 NOVEL COPLANAR ROUTING
Based on this analysis, the CHS method still provides a better solution even when
reducing the dielectric height or spacing between the signals. Thus, instead of having
dedicated reference layer, the CHS method shows it is feasible to have a reference signal
in the same layer with the signal as illustrated in Figure 3.66.
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Figure 3.66: Microstrip routing with mixed-plane references (in green)
The electric field and magnetic field distributions will be different compared to standard
microstrip routing than having reference planes based on two-couple transmission line as
shown in the artist’s sketch below.
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(a) Even Mode for Microstrip
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(b) Odd Mode for Microstrip
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(a) Even Mode for Coplanar Strip

-

+
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Figure 3.67: Artist’s concept for electric and magnetic field intensity lines between
Microstrip and Coplanar Strips
Traditional crosstalk is higher for this structure as shown in frequency domain
analysis in Figure 3.68 since fields are concentrated partially in air by using the same
spacing as microstrips. However, in coplanar strips, less dispersion can be achieved for
tighter coupling since more electric field is dispersed in air to degrade waves traveling
through different media close to a homogenous structure.
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Figure 3.68: Far-End Crosstalk in Frequency Domain between a Microstrip, a Coplanar
Strip and a Coplanar strip with tight coupling.

(a) Three inches trace length

(b) Six inches trace length

Figure 3.69: Eye diagram based on Figure 3.17 at 8 Gbps data rate for Coplanar Strip
(Red-Traditional Binary Signaling, Blue- CHS)
Figure 3.69 shows the eye opening between three inches and six inches trace length. The
eye openings shows CHS works with a six inch trace length but conductor three shows eye
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degradation. However, reducing the length to three inches helps to widen the eye opening.
This is due to mismatch termination that produces more reflection than the skew between
signals. Compared to microstrip routing, where all signals have the same impedance value,
for planar structures the impedance values differ between traces. As an example, conductor
one will have lower impedance while conductor two has high impedance since it is farther
from a reference plane. Conductor one’s eye reduction is due to common-mode noise that
is introduced in the CHS matrix. The reference signal is added between signal two and
three in order to solve the common-mode problem, reflection and skew. Besides that, in a
previous analysis we have seen CHS is sensitive to asymmetric lines and by created the
symmetric configuration shown in Figure 3.70, we can help maintain the CHS concept with
improved signal integrity.
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Figure 3.70: Alternative coplanar strip for symmetric configuration
Adding the ground plane between each conductor forces the structure to be
symmetrical and close to a microstrip configuration but still offering better routing density
since the number of layers in the stackup is still reduced. This configuration shows better
eye opening as illustrated in Figure 3.71 and it can support up to ten-inch trace lengths at
8 Gbps data rate.
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Analysis is continuing with nibble-to-nibble to verify if CHS is still valid for this
structure. Nibble-to-Nibble analysis cover either of these two configurations as is shown
in Figure 3.72.

(a) Six inches trace length

(b) 10 inches trace length

Figure 3.71: Eye diagram based on Figure 3.70 at 8 Gbps data rate. (Red-Traditional
Binary signaling, Blue- CHS)
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Figure 3.72: Advanced coplanar strip for nibble-to-nibble structures
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SMT
DH

Figure 3.73: Eye diagram based on Figure 3.72 at 8 Gbps data rate, ten-inch trace length,
4 mil trace spacing. (Red - Traditional Binary Signaling and Blue - CHS)

Figure 3.74: Eye diagram based on Figure 3.72 at 8 Gbps data rate, ten-inch trace length,
2 mil trace spacing. (Red - Traditional Binary Signaling and Blue - CHS)
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Good eye opening are observed for broadside and edge-side nibble-to-nibble
structure as illustrated in Figure 3.73 and Figure 3.74. The trace spacings and dielectric
heights that are considered in this analysis is 4 mil and 2 mil for ten-inch trace lengths.
This configuration provides a better bandwidth/volume compared to traditional
microstrip routing in the Return on Investment (ROI) chapter. Here, the reference plane
elimination is basically using a microstrip structure and the same concept can be extended
to striplines and dual striplines as shown in Figure 3.75.
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Figure 3.75: Nibble-to-Nibble stripline routing with a coplanar strip approach
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DH

Figure 3.76: Eye opening based on Figure 3.75(a) broadside at 8 Gbps data rate, four-mil
trace spacing. (Red - Traditional Binary Signaling and Blue - CHS)

Figure 3.77: Eye opening based on Figure 3.75(a) edge-side at 8 Gbps data rate, four-mil
trace spacing. (Red - Traditional Binary Signaling and Blue - CHS)
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Good eye opening is observed for the Figure 3.75 configuration as shown in Figure
3.76. Compared to novel coplanar microstrips, striplines are more homogenous so less
crosstalk occurs since the field will fringe in the substrate area with little eye degradation
observed on conductor three. However, the same implementation can be applied to a
coplanar stripline by included a reference signal between conductor two and conductor
three. This implementation also helps to widen the signal eye on conductor one. Similar to
3D Stripline Novel routing, termination is not an issue and the configuration can support
up to a 100 mil length mismatch. CHS Novel coplanar routing can maximize the trace
density. However, this routing is relatively new and future research on this area is
recommended to determine the strength and weakness for the design tradeoff.
3.6.2 3D NOVEL WITHOUT REFERENCE PLANE
In the previous section 3.5, CHS was showing promising on 3D Novel routing. Thus the
analysis is continued by removing the reference plane as shown in Figure 3.78.
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TW

TW

TW

Substrate

DH

Substrate

DH

TW

Legend

(b)

(a)

Reference Signal TW= Trace Width SMT = SolderMask Thickness
TS = Trace Spacing DH = Dielectric Height
Signal

Figure 3.78: 3D Novel Routing configuration with an advanced coplanar strip
There is insignificant difference on the eye opening without a ground plane as
shown in Figure 3.79, compared to a configuration with a ground plane as shown in Figure
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3.47. Good eye opening is observed across all conductors with CHS implementation except
for conductor one due to the known common-mode stimulation introduced by the CHS
matrix. There is potential that the ground signal can reduced by having only at layer two
and layer three as indicated in Figure 3.79 (b). This figure shows acceptable eye opening
and insignificant difference compared to routings that have a reference signal for each
layer.

Figure 3.79: Eye opening based on Figure 3.78 (a) at 8 Gbps data rate, six-inch trace
length, 4 mil trace spacing. (Red - Traditional binary signaling and Blue - CHS)
Figure 3.80 shows the eye openings based Figure 3.78(b) configuration. The
modification in this structure is required to improve eye opening at conductor one which
is more susceptible to common-mode stimulations. Figure 3.81 shows improvement on
conductor one by adding extra ground traces nearby for the common-mode signal. The
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eye opening improvement on conductor one will thus increase the CHS routing area but it
still offers better solution for routing density compared to traditional signaling.

Figure 3.80: Eye opening based on Figure 3.78 (b) at 8 Gbps data rate, six-inch trace
length, 4 mil trace spacing. (Red - Traditional binary signaling and Blue - CHS)

Figure 3.81: Eye opening improving on conductor one by adding extra ground trace near
to common-mode conductor
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3.7 VIA ANALYSIS
Vias are used in printed circuit boards for signal connections between different layers.
Via usage in printed circuit boards are not preferable for fast rise time signals due to the
impedance discontinuity effect. In high-speed designs, the numbers of vias allowed in the
system is thus limited in order to maintain a good signal quality. In the existing design,
Via-to-Via spacing and the Signal-to-Ground ratio are two considerations that must be
made in order to implement vias in the system. A rule-of-thumb states that at least three
times the dielectric height spacing is required between Via-to-Via in order to minimize the
crosstalk. Besides that, for high speed signals, it is recommended to have 1:1 signal-toground ratio in order to eliminate unwanted coupling. Besides a crosstalk analysis, the
impedance discontinuity is introduced in this topology so we need to investigate the CHS
limitation compared to traditional binary signals. The effect of impedance discontinuities
may also be exhibited by the introduction of a via stub length in a thru-hole drilling
implementation.

Figure 3.82: System with and without Vias
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Figure 3.82 shows the system without and with via implementation. We will
investigate the ‘via structure’ at transmission line spacing, S=8 mils with 6 inches total
trace length at 4 Gbps and 8 Gbps. The stack up that will be considered in the via analysis
is a typical 4-Layer and 8-Layer stack up,
Microstrip routing on traditional signals exhibit eye closing without vias at 8 Gbps as
shown in Figure 3.84 (a). Thus, frequency is reduce to 4 Gbps to exhibit the via effect
between the traditional binary signaling and CHS.

Figure 3.83: 4-Layer (right), 8-Layer (left) stack up configuration
Figure 3.85 shows a crosstalk analysis in the frequency domain for via-to-via spacing
and signal-to-ground ratio effects up to 15 GHz based on the Table 3.4 configuration. The
via spacing shows insignificant different between 126 mil and 56 mil below 6 GHz based
on 1:1 signal to ground ratio. However, higher crosstalk is observed with the reduction of

119

signal to ground ratio from 1:1 to 2:1 as shown between ‘Case 2’ and “Case 7’. The worst
crosstalk is observed for a configuration without any ground via as in ‘Case 8’.

(a) 8 Gbps data rate

(b) 4 Gbps data rate

Figure 3.84: Eye Diagrams for the system with one via, six-inch trace length, 8 mils trace
spacing. (Red- Traditional Binary Signaling and Blue - CHS)

Figure 3.85: Far-end Crosstalk (FEXT) analysis in the frequency domain
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Table 3.4: Case study with different via-to-via spacing and signal-to-ground ratio
configuration
Legend

Configuration
Signal-to-Signal spacing is 126 mil (A). Signal-to-Ground spacing is 6 mil
(B).

Case2

B
A

Signal-to-Signal spacing is 76mil (A). Signal-to-Ground spacing is 6mil (B).
B

Case3
A

Signal-to-Signal spacing is 56 mil (A). Signal-to-Ground spacing is 6mil (B).
Case4

B
A

Signal-to-Signal spacing is 50 mil (A). Signal-to-Ground spacing is 50 mil
(A).
Case5

B

A

Signal-to-Signal spacing is 6 mil (A). Signal-to-Ground spacing is 6 mil (B).
A

B

Case6
Signal-to-Signal spacing is 6mil (A).Signal-to-Ground spacing is 6mil (B).
Case7

A

B

Signal to Signal Spacing is 6 mil.
Case8

The analysis is processed with a time domain analysis in order to investigate the
impact on traditional binary signaling and CHS. Table 3.4, shows a ‘Via structure’ that is
used in this analysis with a total thickness of 46.8 mils from top to bottom for an 8-Layer
stack up at 4 Gbps data rate. In this analysis we are plotting the eye area (Vps) which is
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the multiplication between eye height (V) and eye width (ps) for each different via
structure. Case 1 in the plot refers to the system without any Vias as a baseline data.

Binay Signaling versus Crosstalk Harnessed Signaling(CHS)
160

Traditional Signaling
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140

Eye Area (Vps)
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Cond2

Cond3
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Figure 3.86: Eye area (Vps) with different via configuration
In Figure 3.86, the spacing between Vias shows a significant impact over traditional
binary signaling and the CHS concept still holds and exhibits good eye opening. Traditional
binary signaling requires wider spacing between transmission lines for a 1:1 signal-toground ratio and limited data rates are required in order to allow vias in the system. This
effect will limit the data rate and routing area in increasing in order to maintain a good
signal quality. Besides that, CHS is still able to provide good eye opening even if no ground
Vias exist between the signal Vias.
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Figure 3.87 shows the eye diagram between ‘Case 7’ and ‘Case 8’ to have better
visual comparison between traditional signaling and CHS.

(a) Case 7

(b) Case 8

Figure 3.87: Eye Diagrams with 2:1 signal-to-ground (Case 7) and no ground via adjacent
to via signal (Case 8). (Red - Traditional binary signaling and Blue - CHS)
By using similar reference specs, traditional binary signaling fails to meet the eye
opening minimum requirement for most of the structure. CHS signaling will still work
without suffering eye degradation significantly except on conductor one for structures
without adjacent ground vias. The CHS matrix itself causes a common-mode noise higher
at conductor one as explained in section 3.3. In this analysis vias are not optimized to
match impedance of the channel but CHS is still working without considering this
requirement. Another way to improve the performance on conductor one is to add ground
vias between conductor one and conductor two (Test 1) or add ground vias on right and left
side of via one (Test 2) or by designing vias to match the system impedance (Test 3) as
illustrated in Figure 3.88. All of these methods help to reduce common-mode noise on
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conductor 1. Other alternative ways to help reduce common-mode noise reduction is to
increase the spacing between via-to-via or degrade the data rate for conductor one.

CHS with different VIA configuration
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Eye Area (Vps)
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Cond2

Cond3

Cond4

Conductor
Figure 3.88: Eye diagram improvement on conductor one with via modification
To demonstrate the effect of discontinuity, an analysis is included for different
number of vias in an ideal topology by maintaining same total trace length. In this analysis,
a fixed termination is use so we can expect reflection and common-mode noise will be
introduced that will impact the eye opening. The via configuration used for this analysis is
based on ‘Case 7’ with the same setup as the above analysis. Figure 3.89 shows the eye
diagram of traditional binary and CHS signaling with different number of vias
implemented in the system. At 4 Gbps and 8 Gbps, Figure 3.89 shows the CHS method is
still valid by increasing the number of vias from one to six vias on four layer stack up.
If the stack up thickness is increased to 46.8 mil for an 8-Layer system, CHS is still
able to support up to six vias at 4 Gbps and three vias at 8 Gbps with acceptable eye opening
as illustrated in Figure 3.90.
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(a) 4 Gbps, one via

(b) 4 Gbps, six vias

(c) 8 Gbps, one via

(d) 8 Gbps, six vias

Figure 3.89: Eye Diagrams with numbers of Vias in the system at 4 Gbps and 8 Gbps
data rate based on 4-Layer stack up. (Red- Traditional binary signaling and Blue - CHS)
The CHS concept can help to mitigate via coupling on non-preferable routing in
the standard design and reduce routing density. High speed signals require a very limited
number of via transitions in order to maintain signal quality in a standard design but with
CHS we observe advantages. In the next chapter, Return on Technological Investment, we
will compare the overall routing density efficiency between CHS and traditional binary
signaling.
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(a) Six Vias at 4 Gbps data rate

(b)Three Vias at 8 Gbps data rate

Figure 3.90: Eye diagrams with 8-Layer stack up with different number of Vias
(Red -Traditional binary signaling, Blue - CHS)
A via stub will also increase the discontinuity of the channel. We can show how
this analysis will compare for CHS techniques with short stub and long stub lengths.
Reflection will increase due to stub length and improperly terminated will cause higher
voltage and currents that will radiate larger electric and magnetic fields. Thus, the
discontinuity will transfer more energy and increase crosstalk to neighboring signals. The
longer the stub length, the larger the crosstalk will be as illustrated in Figure 3.91.
Figure 3.92 shows the eye opening between 12.7 mil and 100 mil stubs with 34.1
mil thickness from input trace to output trace. CHS shows an insignificant impact on signal
quality compares to traditional binary signals for frequencies below 4 Gbps between 12.7
mil and 100 mil stub lengths. The eye opening still looks acceptable with CHS except for
conductor one at 100 mils stub length due to known common-mode issues.
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Figure 3.91: PCB Via Stub length impact on the far-end crosstalk

(a) 12.7 mils

(b) 100 mils

Figure 3.92: Eye diagrams with different via stub length, for six-inch trace length and 4
Gbps data rate (Red -Traditional Binary Signaling, Blue - CHS)
At 8 Gps data rate, the maximum stub length that can be tolerated is 50 mil as
illustrated in Figure 3.93. This is because the insertion loss and return loss is higher at 8
Gbps compared to a 4 Gbps data rate.
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Figure 3.93: Eye diagrams with 50 mils via stub length, six-inch trace length at 8 Gbps
data rate (Red -Traditional Signaling, Blue - CHS)

Striplines are the most preferred routing structure compared to microstrips due to
their homogenous configuration with less crosstalk. However, VIA transitions are required
at the chip level or at Surface Mount Technology (SMT) connectors. Crosstalk will exist
during VIA transition so we will be required to reduce the crosstalk impact by increasing
the spacing between VIAs transition, staggering the VIAs or adding ground VIAs.
However, these steps not required with a CHS implementation based on previous analysis;
see Figure 3.86. As stated in section 3.4.2, broadside routing will require via transitions as
shown in Figure 3.94. Based on this previous analysis, it has been shown that CHS can
handle via-to-via crosstalk and helps to reduce the number of signals-to-ground ratio. In
broadside routing, the vias can be placed close to each other with only 6 mil separation
between vias. Figure 3.94 shows the overall broadside system with one via implementation,
six-inch trace length at an 8 Gbps data rate.
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Figure 3.94: Eye diagrams based on broadside via configuration with six-inch trace
length at 8 Gbps data rate. (Red - Traditional Binary Signaling and Blue - CHS)

3.8 CHS 8-LEVEL
The Crosstalk harnessed signaling (CHS) method is based on 4-bits (1 nibble) encoding as
discussed in section 2.5. Existing study has shown that nibble-nibble crosstalk eye recovery
required a minimum S1= 24 mil separation in order to have good eye opening on commonmode signals. This eye is closed on common-mode signal with S1=4 mil spacing but
remains unaffected for all differential signals.

1
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S
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S
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Figure 3.95: Microstrip Nibble-to-Nibble configuration
Isolated common-mode signals can be implemented by increasing spacing. An alternate
option is to use ground shields to maximize the CHS benefit. However, CHS still maintains
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the maximum bus bandwidth and better routing density than traditional binary signaling.
Figure 3.96, shows the eye diagram for nibble-to-nibble with 4 mil spacing between all
traces. Recovery data on conductor 1 and conductor 5 is a common-mode while the other
signals are differential-mode based on a CHS TV matrix. Thus, adding more noise on
common-mode signals would be additive and cause the eye closing for conductor 1 and
conductor 5 as shown in equation 2.68. Increasing the spacing, S1 between nibble-tonibble conductors from 4 mil to 24 mil helps to gain margin at conductor 1 and conductor
5 as illustrated in Figure 3.97.

Figure 3.96: Eye diagrams for nibble-to-nibble with 4 mils spacing across all signals, sixinch trace length at 8 Gbps data rate. (Red - Traditional Binary Signaling and Blue - CHS)
Increasing the spacing between nibble-to-nibble conductors will increase the board
area required but still offers better routing density compared to traditional binary signaling.
Another option is to solve this issue that maintains the maximum bus bandwidth and better
routing density is to increase the CHS matrix to 8-level. The CHS method still permits 8lines except the encoded signal level requires 8-voltage levels instead of 4. Thus, the TV
matrix for the 8-level scheme is different than that of 4-level CHS signals.
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Figure 3.97: Eye diagrams for nibble-to-nibble with 4 mil spacing across all signals but
24 mil on S1, six-inch trace length at 8 Gbps data rate.
(Red - Traditional Binary Signaling and Blue - CHS)
The static TV matrix is still chosen based on row and column rules: namely squares
of each row or column are non-zero while the dot product between all rows and columns
are zero to minimize the coupling effects. 8-bit CHS methods will have a smaller voltage
amplitude compared to 4-bit and binary signaling so far-end crosstalk will be very small.
By looking on encoding matrix,
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(3.39)

The common-mode matrix is still available in CHS 8-Level routing but still offers
better advantages compared to CHS 4-level routings. Nevertheless, there is a potential that
the common-mode matrix can be eliminated in the future research. Figure 3.98 shows the
eye diagrams with 8-level CHS Signals with 2 mil spacing.
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Figure 3.98: Eye diagrams for microstrip transmission lines, 2 mil spacing, six-inch trace
length at 8 Gbps data rates based on 8-Level CHS
(Red - Traditional Signaling, Blue - CHS)
Figure 3.101 shows the routing density comparison between CHS 8-level and CHS
4-level in terms of routing density. CHS 8-level routing 1.3X higher bandwidth/volume
compared than CHS 4-levels with eight conductors in the system and 3.6X higher for 16
conductors. The common-mode matrix still exist in CHS 8-level so we can expect the
common-mode signal eye opening to degrade signal integrity in nibble-to-nibble
configurations as shown in Figure 3.99.
In CHS 4-level routing, a minimum 24 mil spacing is required in order to increase
the spacing between nibble-to-nibble conductors. However, with CHS 8-level routing the
minimum spacing required is 20 mil between conductors eight and nine. It shows
acceptable eye opening for common-mode conductors.
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Figure 3.99: Nibble-to-Nibble for CHS 8-level, 4 mil trace spacing, 6” trace length at 8
Gbps data rate for Conductor 1 to Conductor 8 (Red -Traditional Signaling, Blue - CHS)

Figure 3.100: Nibble-to-Nibble for CHS 8-level, 20 mil trace spacing between conductor
7 and conductor 8, 6” length at 8 Gbps data rate (Red -Traditional Signaling, Blue -CHS)
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Figure 3.101 shows the bandwidth density increase by a factor of >50X for CHS 8level routing compared to traditional binary signaling at an 16 Gbps data rate. 8-level CHS
shows >1.3X factor compared to CHS 4-level routing. CHS 8-level routing can be explored
further in terms of power saving and circuit throughput compared to CHS 4-level routing.
Thus, the CHS concept can potentially improve performance at the circuit level by
implementing the variable option of choosing the CHS encoding at either CHS 4-level or
CHS 8-level.
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Figure 3.101: Bandwidth/volume (Gbytes/s/inch2) between traditional signaling, CHS 4level and CHS 8-level signaling
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CHAPTER 4: RETURN ON TECHNOLOGY INVESTMENT (ROTI)
Market demands on computational devices with small form factors and with high
performance computational capabilities requires higher data throughput. As the size of the
chassis shrinks, signal traces need to route closely to one another but in standard
configurations, that closeness will increase crosstalk dramatically. This will be a main
concern since signal performance will subsequently degrade. CHS offers better crosstalk
control and permits us to design systems with smaller volumes without sacrificing
computer performance.
However, cost is always a core factor in the acceptance of novel engineering
concepts into the market. If we introduce CHS to the computational industry, the question
must be answered: “Can the CHS method be employed at a reasonable system cost?” Thus,
Return on Investment (ROI) studies will be part of this research. In a financial or business
view, Return on Investment (ROI) is used to measure the performance and efficiency of
investment compare to investment cost and is usually expressed in percentage. A high ROI
means investment gains are profitable compared to the investment cost. ROI analysis is
typically made from a business prospective but we are asking, “How will this concept be
received in the engineering community?” A standard ROI formula for the business
community is shown in equation 4.1:

135

ROI=

Gain from investment-Cost of investment
× 100%
Cost of investment

(4.1)

For the engineering community, instead of ROI, we will use the term Return on
Technology Investment (ROTI) that relates performance cost for an engineering
application. The ROTI formula that will be considered in this research will be divided into
three areas:
1. Bandwidth is the throughput data transfer rate through the system that is used by
industry to determine electronics or computer performance. A traditional signaling
approach yields trace density as proportional to bandwidth so that would require more
area due to a higher number of conductors and spacing. Thus, ROTI on bandwidth
density is one of the performance metrics needed to access the benefits of CHS
compared to traditional binary signaling as shown in equation 4.2.
𝑅𝑅𝑅𝑅𝑅𝑅𝑅𝑅 =

(𝐶𝐶𝐶𝐶𝐶𝐶 − 𝑇𝑇𝑇𝑇𝑇𝑇𝑇𝑇𝑇𝑇𝑇𝑇𝑇𝑇𝑇𝑇𝑇𝑇𝑇𝑇𝑇𝑇 𝑆𝑆𝑆𝑆𝑆𝑆𝑆𝑆𝑆𝑆𝑆𝑆𝑆𝑆𝑆𝑆𝑆𝑆) 𝑏𝑏𝑏𝑏𝑏𝑏𝑏𝑏𝑏𝑏𝑏𝑏𝑏𝑏𝑏𝑏ℎ 𝑑𝑑𝑑𝑑𝑑𝑑𝑑𝑑𝑑𝑑𝑑𝑑𝑑𝑑
× 100%
𝑇𝑇𝑇𝑇𝑇𝑇𝑇𝑇𝑇𝑇𝑇𝑇𝑇𝑇𝑇𝑇𝑇𝑇𝑇𝑇𝑇𝑇 𝑆𝑆𝑆𝑆𝑆𝑆𝑆𝑆𝑆𝑆𝑆𝑆𝑆𝑆𝑆𝑆𝑆𝑆 𝑏𝑏𝑏𝑏𝑏𝑏𝑏𝑏𝑏𝑏𝑏𝑏𝑏𝑏𝑏𝑏ℎ 𝑑𝑑𝑑𝑑𝑑𝑑𝑑𝑑𝑑𝑑𝑑𝑑𝑑𝑑

(4.2)

Equation 4.2 can be simplified to equation 4.3 in terms of data rate over layer or
dimension that can provide quick analysis between traditional binary signaling and
CHS as:
ROTI=

Data rate
Gbps/inch2
Area

(4.3)

2. Based on ROTI formula (4.2) , Equation 4.4, shows the bandwidth/density formula that
will be used in this research,
𝐵𝐵𝐵𝐵𝐵𝐵𝐵𝐵𝐵𝐵
[1⁄8(𝑏𝑏/𝐵𝐵)] × 𝐷𝐷𝐷𝐷𝐷𝐷𝐷𝐷 𝑅𝑅𝑅𝑅𝑅𝑅𝑅𝑅
𝐵𝐵𝐵𝐵𝐵𝐵𝐵𝐵𝐵𝐵𝐵𝐵𝐵𝐵𝐵𝐵ℎ 𝐷𝐷𝐷𝐷𝐷𝐷𝐷𝐷𝐷𝐷𝐷𝐷𝐷𝐷 = (𝑁𝑁) ×
= 𝑠𝑠𝑠𝑠𝑠𝑠
𝐴𝐴
𝑖𝑖𝑖𝑖𝑖𝑖ℎ 2
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(4.4)

where N is the number of signal conductors, data rate is in Gbps, b is bits, B is a Byte
and A is a cross-sectional area for the system.
3. The ROTI formula is related to overall business cost is show in equation (4.5). This
equation can be used to measure overall system costs based on the cost of additional
stack up layers, separation dimensions, size of signal connectors, cable lengths, or any
other costs due to encoders / decoders required for overall system value compared to
the final system cost. CHS and traditional signaling can use the same equation and the
difference will determine whether or not CHS offers ROTI gain or loss.

𝑅𝑅𝑅𝑅𝑅𝑅𝑅𝑅 =

𝑂𝑂𝑂𝑂𝑂𝑂𝑂𝑂𝑂𝑂𝑂𝑂𝑙𝑙 𝑆𝑆𝑆𝑆𝑆𝑆𝑆𝑆𝑆𝑆𝑆𝑆 𝐶𝐶𝐶𝐶𝐶𝐶𝐶𝐶 − ′𝑉𝑉𝑉𝑉𝑉𝑉𝑉𝑉𝑉𝑉𝑉𝑉𝑉𝑉𝑉𝑉′ 𝐶𝐶𝐶𝐶𝐶𝐶𝐶𝐶
× 100%
′𝑉𝑉𝑉𝑉𝑉𝑉𝑉𝑉𝑉𝑉𝑉𝑉𝑉𝑉𝑉𝑉′ 𝐶𝐶𝐶𝐶𝐶𝐶𝐶𝐶

(4.5)

Equation 4.5 can be simplified to equation 4.6 that directly incorporates the difference
between CHS and traditional signaling. Where ‘variable’ in equation 4.5 and 4.6 refers
to the cost of stack up layers, connector dimensions, or any encode / decode devices.

𝑅𝑅𝑅𝑅𝑅𝑅𝑅𝑅 =

(4.6)
𝐶𝐶𝐶𝐶𝑆𝑆 ′ 𝑉𝑉𝑉𝑉𝑉𝑉𝑉𝑉𝑉𝑉𝑉𝑉𝑉𝑉𝑒𝑒 ′ − 𝑇𝑇𝑇𝑇𝑇𝑇𝑇𝑇𝑇𝑇𝑇𝑇𝑇𝑇𝑇𝑇𝑇𝑇𝑇𝑇𝑇𝑇 ′𝑉𝑉𝑉𝑉𝑉𝑉𝑉𝑉𝑉𝑉𝑉𝑉𝑉𝑉𝑒𝑒 ′ [𝑐𝑐𝑐𝑐𝑐𝑐𝑐𝑐($)]
× 100%
𝑇𝑇𝑇𝑇𝑇𝑇𝑇𝑇𝑇𝑇𝑇𝑇𝑇𝑇𝑇𝑇𝑇𝑇𝑇𝑇𝑇𝑇 ′𝑉𝑉𝑉𝑉𝑉𝑉𝑉𝑉𝑉𝑉𝑉𝑉𝑉𝑉𝑉𝑉′ 𝑐𝑐𝑐𝑐𝑐𝑐𝑐𝑐($)

Equation 4.5 can be simplified to equation 4.7 in terms of dimension or layer cost
on individual calculations as:
𝑅𝑅𝑅𝑅𝑇𝑇𝐼𝐼 = 𝐿𝐿𝐿𝐿𝐿𝐿𝐿𝐿𝐿𝐿 𝑜𝑜𝑜𝑜 𝐷𝐷𝐷𝐷𝐷𝐷𝐷𝐷𝐷𝐷𝐷𝐷𝐷𝐷𝐷𝐷𝐷𝐷 ∗ 𝐶𝐶𝐶𝐶𝐶𝐶𝐶𝐶 ($)

(4.7)

In the next section, we will explore the CHS ROTI that can be offered in small form
factor boards, legacy differential signaling boards, connectors, and cable devices. This area
might be able to reduce system cost without sacrificing power or performance.
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Nevertheless, this discussion is based on our current understanding of CHS. Simulations
are only performed on certain categories to support the ideas below.

4.1 BOARD AREA FOR SMALL FORM FACTOR DEVICES AND
LEGACY DIFFERENTIAL SIGNALING MOTIVATION
CHS permits signals to be routed with minimum trace-to-trace spacing; this will
either shrink board sizes in the X/Y dimensions or reduce the board layer count. Typically,
in the board design the spacing required between signal lines is 3 to 5 multiples of the
dielectric height. When comparing stack ups between traditional binary and CHS signaling,
20 mil will be the spacing used for traditional signaling. Figure 4.1 shows CHS
significantly reducing the board area compared to traditional binary signaling at equivalent
bandwidth.

Figure 4.1: Dimensions of traditional Binary Signaling routing area compared to CHS
Signaling with the same bus bandwidth
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Based on the previous analysis in chapter 3, CHS shows good eye opening for the
configuration of Figure 4.1 configuration as shown in Figure 3.14 at an 8 Gbps data rate.
Using (4.2) ROTI on bandwidth density yields,
25𝐺𝐺𝐺𝐺𝐺𝐺𝐺𝐺𝐺𝐺𝐺𝐺/𝑠𝑠/𝑖𝑖𝑖𝑖2 − 8.333𝐺𝐺𝐺𝐺𝐺𝐺𝐺𝐺𝐺𝐺𝐺𝐺/𝑠𝑠/𝑖𝑖𝑖𝑖2
𝑅𝑅𝑅𝑅𝑅𝑅𝑅𝑅 =
× 100% = 200%
8.333𝐺𝐺𝐺𝐺𝐺𝐺𝐺𝐺𝐺𝐺𝐺𝐺/𝑠𝑠/𝑖𝑖𝑖𝑖2

Thus, CHS offers 200% ROTI improvement on bandwidth density at 8 Gbps data rate over
traditional binary signaling but the maximum traditional binary signaling is only able to
support at 4 Gbps. Thus, ROTI offers a 500% improvement compared to binary signaling.

𝑅𝑅𝑅𝑅𝑅𝑅𝑅𝑅 =

25Gbytes/s/in2 -4.16Gbytes/s/in2
4.16Gbytes/s/in2

×100%= 500%

Figure 4.2: PCB Dimension assumptions for 24 signal lines with the same two layer stack
up
Based on this cost saving percentage in terms of printed circuit board (PCB)
dimensions, CHS offers a 25% cost saving over traditional binary signaling using equation
4.5 with the assumption that the final PCB sells at two-hundred dollars (arbitrary). This
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assumption is based on 𝑋𝑋 × 𝑌𝑌 dimensions of a twenty-four conductor one layer board as

illustrated in Figure 4.2 as an example. The dimension cost is based on 10 units Printed
Circuit Board (PCB) on 2 layers stack up and one single panel based as determined by the
PCBCART online quotation/calculator for estimation. There are multiple online calculator
can be used to estimate the PCB price but in this research we are using the PCBCART.
The CHS concept helps to reduce the number of layers from an 8-layer stack up for
traditional binary signaling compared to a 2-layer stack up for CHS. This assumption is
based on ninety-six conductors by maintaining the same PCB dimension (10"×0.596") as
an example. If traditional binary signaling requires twenty-four conductors for each layer,

CHS offers forty-eight signals in each layer because the trace width and spacing are only
4 mil each. However, based on the previous analysis the minimum trace width and spacing
that CHS can handle could be as low as to 1mil. Thus, CHS is capable of placing all 96
conductors in one layer compared to traditional signaling and shows ~23X cost reduction
as shown in Figure 4.3.
There are many variable dependencies that must be considered in designing a CHS
system: the board size, including via technology, minimum pad pitch, and power delivery
requirements. There are the other factors that drive the layer count. Nevertheless, we have
seen in the previous chapter that the CHS concept is able to reduce pin-out patterns of the
signal to ground ratios and reduce the trace width and spacing down to one mil that can be
applied to each package breakout and connector section.
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ROTI (Cost*Layer) between Traditional BinarySignaling and CHS
4500
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ROTI($*Layer)

3500
ROTI (Cost*Layer)

3000
2500
2000
1500
1000
500
0
Traditional Signaling

CHS (W=4,S=4)

CHS(W=2,S=2)

Figure 4.3: ROTI for (Cost*Layer) between Traditional Binary Signaling and CHS
The CHS concept would be of significant benefit to the architectural design of the
system dimension target over those of binary systems with similar bandwidth. CHS
concepts can also help to reduce the congestion on board breakout areas, reducing pin
account, board sections and numbers of layers without altering overall system design.
Figure 4.4 shows how CHS can reduce the number of conductors in order to reduce the
congestion in the board area while maintaining the same bandwidth. The eye openings
illustrated in Figure 4.5 show the performance of single ended binary signals at 16 Gbps
on embedded microstrip routing in order to support the Figure 4.4 configuration for
reducing the board area at an equivalent bandwidth.
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Figure 4.4: CHS benefits over traditional binary signaling at equivalent bandwidth, 8lines for traditional signaling and 4-lines for CHS

Figure 4.5: Eye diagrams for each of 4 conductors at 16 Gbps on embedded microstrips
(Red-Traditional Binary Signaling, Blue- CHS)
ROTI based on data rate/dimension shows ~25X routing density improvement
compared to traditional binary signaling with an equivalent bandwidth of 8 GBps as shown
in Figure 4.6.
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ROTI for data rate/dimension area for equivalent bandwidth(8 GBps)
between Traditional signaling and CHS
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5
0
Figure 4.6: ROTI data rate/dimension

ROTI for cost*dimension area for equivalent bandwidth between
Traditional Binary Signaling and CHS
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Figure 4.7: ROTI for cost and dimension between Traditional Binary Signaling and CHS
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For traditional binary signaling, the trace width is 4 mil and trace spacing is 20 mil.
On the other hand, CHS trace width and spacing varies from 4 mil to 1 mil. Similar to the
configuration of Figure 4.6 , 128 conductors for traditional signaling and CHS at 8 Gbps,
64 conductors for CHS at 16 Gbps and 256 conductors for traditional signaling at 4 Gbps
shows 25X ($*area) reduction compared to binary signaling. The calculation is based on
PCBCART online quotation/calculator for 10 units board. If the number of units grow to
>1000 unit board, it will be possible for CHS to offer is >25X the cost saving.
Based on a 3D routing analysis, the CHS concept offer advantages by reducing the
number of stack up layers needed for binary signaling systems. CHS also better handles
interlayer crosstalk that potentially reduces unnecessary reference planes based on the
results of the simulations in previous chapter 3. There is also the possibility that a CHS
matrix method can be implemented on legacy differential signals that operate below 6 Gbps
to reduce the board size dimension even more still maintaining the bandwidth and
performance. This design can target legacy differential pairs such as Serial Advanced
Technology Attachment third generation (Serial ATA Gen3), Peripheral Component
Interconnect Express second generation (PCI-E Gen2) and Universal Serial Bus third
generation (USB Gen3).
Here, a transition from differential binary signals to single ended CHS signals is
possible, which will maximize the routing density in the system channel. The PCIe Gen2
raw data rate is 5 GT/s and its theoretical throughput bandwidth is 500 MB/s per lane
direction. A lane is composed of two differential pairs with one signal receiving and one
signal transmitting. In PCIE, lane counts can vary from one lane to 32 lanes. Thus, full
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duplex bandwidth for a 4 lane (x4) CHS system is 2 GB/s (4GB/s Duplex) and for 16 lanes
(x16) is 8 GB/s (16 GB/s Duplex) by using equation 4.8[14].

Data Rate(Gbps)×2 (two directions)×Lane Width
Bandwidth(Bytes/second) =
10 bits/bytes

(4.8)

In CHS, the number of conductors to match a PCIe Gen 2 with 4 lanes (x4 or 16
signals) bandwidth only requires four signals as illustrated in Figure 4.6 under the
assumption that CHS is generated at a data rate of 8 Gbps. CHS thus offers quadruple the
binary bandwidth when compared to PCIe Gen 2 signals with an equivalent number of
conductors. Thus, CHS offers quadruple reductions on the total number of conductors
required to produce similar bandwidth as a PCIe Gen 2.
Besides that, CHS offers less routing density as small as 1 mil trace width and
spacing based on the previous analysis. The cost with PCIe is ~16X higher compared to
CHS at equivalent bandwidth as illustrated in Figure 4.9. This analysis is based on 10 units
of PCB using the PCBCART online quotation/calculator. This assumption is only limited
by the trace routing area between CHS and PCIe. We might see significant improvement
on the CHS concept if the CHS connector, PCB via elimination and stack up reduction is
included.
Differential signal pairs typically require 3X-5X spacing the dielectric height
spacing in order to route signals via a microstrip. In this case, CHS offers 650%
improvement over PCIE Gen 2 at 5 Gbps on Return of Technology Investment (ROTI) for
bandwidth over current density as illustrated in Figure 4.10. CHS offers ∞% over binary
signaling since there is no eye opening beyond 5 Gbps.
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Figure 4.8: Bandwidth vs. number of conductors for CHS and PCIe Gen2
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Figure 4.9: Cost vs. Bandwidth(GB/s) between CHS and PCIe Gen2 for PCB routing area
at equivalent bandwidth
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Figure 4.10: ROTI on bandwidth/density between CHS, PCIe and Traditional Binary
Signaling at different data rate with 16 conductors
Many potential questions, in terms of loss equalizer control, existing encoding method,
power consumption or EMI control remain in order to transition legacy differential signals
to the CHS method. We will not discuss the questions in this research but it represents
areas-of-interest that can be explored in future research to enable CHS in the electronics
industry.

4.2 CABLES
Theoretically, CHS could possibly eliminate the need for reference planes and
shielding pins, which would dramatically decrease cable costs and lead to small form factor
connectors. The differential stack up shown in Figure 4.11 is typical of existing high-speed
signaling cables that use polyamide PCB technology for SATA or USB cables. With CHS,
based on previous analysis this configuration can be reduced to that shown in Figure 4.12.
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Thus, the differential signaling is eliminated and the number of signals lines and layer count
is reduced by 33%.

D+

D-

D+

D-

D+

D-

D+

D+
DSubstrate
Ground
Substrate
DD+
D-

D+

D-

D+

D-

Figure 4.11: A differential cable for a high-speed interface.

Figure 4.12: CHS cables have similar performance as differential cables but need only
single ended signal connectors with one less layer.
Besides the area reduction, common-mode noise such as that caused by
simultaneous switching noise (SSN) is reduced with differential signal elimination. In
CHS, “differential” is inherent for 6 out of 8 signals is a viable alternative to differential
signaling if mode selection encoding is employed. Since it is a self-reference for 6 out 8
signals, no reference plane will be needed except for common mode bits that will be placed
adjacent to reference traces. Thus, the reference plane in Figure 4.13 can be remove. This
will facilitate a 66% reduction in the layer count.

Figure 4.13: CHS connector with reference planes elimination
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However, based on previous analysis, a ground wire modification is required in order to
achieve a good eye opening as shown below.

Figure 4.14: CHS connector with reference planes elimination and ground wire
improvements
The previous analysis was based on a typical PCB configuration. We will apply the
CHS concept to standard high-speed cables currently available in the market for a
feasibility analysis. The stack up configuration that will be considered for this analysis is
shown in Figure 4.15,

Figure 4.15: High-speed Flexible PCB cabling technology using polyamide
The differential electrical parameter in the current design of flexible cable technology is
shown in Table 4.1. In CHS analysis, we have modified the trace width (W) and trace
spacing (P2) to 25um.
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Table 4.1: Parameters for Flex PCB
εr1
εr2
εr3
tanδ1
tanδ2
tanδ3
3.2
3.6
3.2
0.0165 0.0165
0.022
W(um) D2(um) D1(um) P2(um) IPP(um) T(um)
55
12
25
100
250
12

The analysis below shows the improvement CHS offers over traditional binary
signaling at 8 Gbps. In this research, we will only focus on reducing the number of signal
and ground layers in the stack up. However, the number of cable I/O pins will
correspondingly be reduced, so and the cabling will be cheaper. With CHS it is possible
to support trace widths as small as W=25 um and spacing of S=25 um between each trace
for stack up configurations (with and without an adhesive layer). The overall area is thus
reduced by up to ~5X with CHS implementation compared to differential signaling based
on default flex PCB technology as illustrated in Figure 4.16. Besides that, 3D routing shows
how CHS can still work with multilayer signaling. The same method has been applied for
flex PCB at 10um trace width and spacing to reduce the number of layers. This
configuration can be considered for future flex PCBs by eliminating the reference planes
as shown in Figure 4.17 (b) with acceptable eye opening.
The eye diagrams in Figure 4.18 shows an eye opening comparison between Flex
PCB with reference planes given in Figure 4.15 and Coplanar Flex PCB without reference
plane shown in Figure 4.17 (b) based on 25 um trace width and spacing. An insignificant
impact on eye openings occurs for all conductors except conductor one. Thus, it is possible
that current flexible PCBs could be reduced by a number of layers with a concurrent
increase in the number of conductors in the same layer.
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Figure 4.16: Legacy differential pair area comparison with CHS area

(a) Flex PCB without reference plane

(b) Novel Coplanar Flex PCB

Figure 4.17: CHS alternative routing for Flexible PCB without reference planes
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(a) With reference plane

(b) Without reference plane

Figure 4.18: Eye diagrams based on CHS Flexible PCB on 25 um trace width and
spacing, 5 inches trace length at 8 Gbps data rate

Driving the changes from differential signaling to single ended signals is based on
the CHS concept creates the potential for EMI issues in the neighborhood of the cable due
to signal return path reductions. In this research, we will not cover the EMI analysis but we
will compare the electric field energy in the frequency spectrum at the receiver output for
differential signaling and CHS at an 8 Gbps data rate. Simulation methodology starts by
converting the time domain output from the desired system to the frequency domain.
Differential mode and common-mode frequency response was generated in order to
determine energy pumping. In CHS, we will compare all modes to determine the energy
produced for each conductor. The modes below were added up in the time domain and
transformed to the frequency domain. Differential mode and odd modes are shown for
differential signals,
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Differential Mode= V1 -V2

(4.9)

(V1 +V2 )
2

(4.10)

Common Mode=

In CHS, the four modes that will be considered to determine the voltage energy at the
receiver is based on static matrix,
Modes1 =V1 +V2 +V3 +V4

(4.11)
(4.12)

Modes2 =-V1 -V2 +V3 +V4
Modes3 =V1 -V2 -V3 +V4

(4.13)

Modes4 =V1 -V2 +V3 +V4

(4.14)

(a) Differential Signaling

(b) Crosstalk Harnessed Signaling

Figure 4.19: Electric Field (dB/V) for differential signaling modes and CHS modes

Common-mode energy in the differential signal is lower by comparison between
differential signaling and the CHS common mode signal since no noise is introduced in
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this analysis. In CHS, all modes show insignificant differences between modes. Thus, a
100 mil skew between conductors is introduced in the system to create common mode
noise. Figure 4.19 (b) shows that CHS has equivalent performance compared to differential
signals. Therefore, it is possible that CHS may replace legacy differential signaling or a
new single ended interface may be introduced in the industry.
Besides that, CHS shows less impact due to skew or length mismatch compared to
differential signaling as shown in Figure 4.20 (b). 100 mil skew was introduced and caused
about a ~40 dB/V increase in the common modes magnitude on differential signaling.

(a) No skew

(b) 100 mil skew

Figure 4.20: Electric Field (dB/V) between differential signaling and Crosstalk
Harnessed Signaling (CHS) at 8 Gbps data rate with no skew and 100 mil skew
We have seen several potential uses of the CHS concept that can be introduced in the
electronics industry. However, current interface designs such as SATA or USB are based
on the industry spec that will not be compatible with CHS. Thus, future specification
revisions would be needed in the computing industry.
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4.3 CONNECTORS
Inductive and capacitive coupling between signal pins leads to crosstalk in the
connector. The pitch between signal pins will determine the magnitude of the crosstalk.
The smaller the pitch, the higher the crosstalk will be. One way to reduce crosstalk in
connectors is by putting ground pins or return pins close to signal pins to provide the return
path in order to avoid current being induced in neighbor signal pins.
Most of the high-speed differential signals connectors require power (P) or ground
pins (G) between each pair of signals (S) to reduce inductance loops that help to mitigate
the crosstalk noise as illustrated in Figure 4.21.

(a) Press-Fit Connector

(b) Surface Mount Connector

Figure 4.21: Example of Press-Fix connector and Surface-Mount connector types.
(Yellow-Signal, Green- Ground)
Thus, the signal-to-ground pins ratio and the pitch of the connector size will lead to
the overall size of the connector system. Reduced connector size can be achieved by
reducing the pitch between pins or removing the return path pins but crosstalk will increase.
To show the crosstalk impact, the analysis below will reduce signal to ground ratio and the
distance between pin to pin. The configurations that are considered for press-fit connectors
are shown in Figure 4.22.
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Table 4.2: The connector signal-to-ground ratio configuration that will consider in this
analysis. Ground (G), Signal (S).
Case Study

Configuration
1:1 (Signal: Ground) ratio

Case 1

2:1 (Signal: Ground) ratio

Case 2

4:1 (Signal: Ground) ratio
Case 3

This analysis is based on an 8-Layer stack up with 46.8 mil thickness that was used in via
analysis as illustrated in Figure 3.83. The pitch between pins considered in this analysis is
40 mil, via size is 10 mil and 20 mil for the pad.

(a) Case 1

(b) Case 2

(c) Case 3

Figure 4.22: Far-end crosstalk analysis setup
Higher crosstalk was observed in ‘Case 3’ with less number of signals to ground
ratio as shown in Figure 4.23.
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Figure 4.23: Far-end Crosstalk based on Figure 4.23 configuration
The crosstalk increases with decreasing pitch between signals for Case 3 from 40 mil to 25
mil as shown in Figure 4.24:

Figure 4.24: Far-End voltage crosstalk in the frequency domain based on Case 3
configuration at different pitch levels.
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Analysis continues by including connectors in the system for comparison between
traditional binary signaling and CHS performance. The crosstalk analysis is based on
reducing the signal-to-ground ratio and spacing between the connector pins as given in
Table 4.2.
Figure 4.25 and Figure 4.26 show the eye openings between Case 1, Case 2 and
Case 3 with three connectors included in the system. This shows that the CHS technique
still holds compared to traditional signaling. The traditional signaling for Case 1 shows
poor eye opening even with 1:1 signal-to-ground ratio compared to CHS signaling.

(a) Case 1

(b) Case 2

Figure 4.25: Eye opening for Case 1 and Case 2 configuration with three connectors in
the channel at 8 Gbps data rate. (Red-Traditional Signaling, Blue- CHS)
In Case 2, the eye opening for traditional binary signaling is degraded by ~40 mV on
conductor 4 (worst case) compared to Case 1 due to ground pin elimination. For CHS, there
is an insignificant eye opening degradation of only about ~10mV on conductor3 (worst
case) between Case 1 and Case 2 for CHS. For Case 3 the signal-to-ground ratio is reduced
from 1:1 to 4:1 and crosstalk is higher on this configuration. It shows no eye opening for
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traditional binary signaling as illustrated in Figure 4.26. In CHS, there is eye degradation
on conductor 1 due to reflection and common-mode noise, but there is good eye opening
for other conductors.
CHS can eliminate the shielding pin and reduce the pitch between pins in the
connectors based on theory and the simulations above. This can help to reduce the
connector size and also become a system cost reduction. Thus, CHS may enable new
connector designs that are compatible with small form factor systems. On a system board,
connectors consume more area than other active device portions, including those of CPU,
PCH and memory.

(a) Case 3- 40mil pitch

(b) Case 3- 25mil pitch

Figure 4.26: Eye openings for Case 3 at different pitch spacing with three connectors in
the channel at 8 Gbps data rate. (Red-Traditional Signaling, Blue- CHS)
A differential signal connector pin on Figure 4.27 can be transformed to a single
ended signal line using CHS techniques as shown in Figure 4.28 to reduce the connector
size. It is also possible to have power (P) or ground (G) pins used as shields between each
signal (S).
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Figure 4.27: A binary differential connector pin-out
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Figure 4.28: A binary single ended connector pin-out
In the previous simulation, we have seen that the CHS simulation results show good
eye openings for press-fit connectors. Therefore, there is a potential that the pitch between
connectors can be reduced by 2X from the standard connector spacing design resulting in
a smaller signal-to-ground ratio. Figure 4.29 shows a CHS connector without the required
shielding pins between signals (S). This will have the potential to reduce 60% of the
differential connector size and 40% for single ended connectors.

P

S

S

S

S

G

Figure 4.29: CHS connector pin-out with two to one signal to ground ratio
The ROTI dimension evolution from differential pairs to CHS was calculated based
on equation 4.2. The typical value used for a differential pair is 40 mil pitch between rows
and 78 mil between columns. The transition from a differential connector to a CHS single
ended connector with equivalent bandwidth shows ~43% size reduction with similar pitch
size but ~64% size reduction with 25 mil pitch rows. However, with CHS connectors,
implementation will yield reductions up to ~76%.
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Figure 4.30: ROTI Differential Signaling connector evolution to CHS Connector

Figure 4.31 shows that the CHS concept helps to increase the bandwidth compared
to traditional binary signaling by up to 12X at equivalent connector size.

Figure 4.31: CHS bandwidth benefits over differential signaling with equivalent
connector size

161

CHAPTER 5: SUMMARY AND FUTURE WORK
5.1 SUMMARY
The objective of this research work has been to introduce an alternative routing scheme
that will increase the maximum bus bandwidth per density (BW/Area), and to explore the
Return on Investment (ROI) on a small form factor board and electrical interconnect based
on the Crosstalk Harnessed Signaling (CHS) concept. Throughout the dissertation, multiple
tradeoff designs have been explored comparing traditional routing with novel routing to
show the potential benefits that CHS concept can offer compared to traditional binary
signaling.
The CHS 3D Novel routing offers bandwidth gains as high as ~2-5X and an increase
in the routing density as high as ~4X compared to traditional binary signaling. 3D Novel
routing has higher crosstalk due to combination of interlayer crosstalk (broadside) and
same layer crosstalk (edge routing).The CHS Stripline 3D Novel routing procedure that
has been introduced by this research has the potential to increase the maximum bus
bandwidth per density as compared to other 3D Novel routing that has been shown
throughout the work here. The CHS concept is based on 4-bit (1 nibble) that maps to 4-bit
binary words to quaternary signals. The concept still holds whether the encoded and
decoded sequence is assigned horizontal, broadside or vertical alignment in 3D Stripline
Novel routing. Inter-layer offset between conductors has been introduced. Simulations
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have shown that this has little effect on the eye opening, so the concept still holds for this
novel routing procedure.
The CHS data is differential in nature (3 out of 4 bits), which increases the commonmode noise immunity. This advantage offers reference plane elimination by introducing
novel planar routing that is capable of increasing the bandwidth per density compare to
traditional routing (i.e microstrip, stripline). For optimal performance, the reference signal
is sandwiched between two conductors and shows no common-mode characteristics for
nibble-to-nibble routing. Since no reference plane is assigned, the cost of stack up
dimensions is saved.
Throughout, this work has shown that CHS concepts holds on 3D Novel routing and
novel coplanar routing so it can be used for a routing reference in the future.
Cost has always been a core factor determining the acceptance of any novel
engineering concept entering the market. Thus, the term “Return on Technology
Investment” (ROTI) has been introduced that relates the performance cost for an
engineering application instead of “Return on Investment” (ROI) that has been used in the
business community. ROTI has been determined based on small form factor boards,
connectors and cable devices that reduce the system cost without scarifying power or
performance. New ROTI formulas have been introduced throughout this work to compare
the CHS ROTI concept versus the existing traditional binary signaling and differential
signaling. ROTI includes bandwidth over density, cost per dimension/layer and overall
system cost.
ROTI based on bandwidth per density shows that CHS offers 500% improvement
compared to traditional binary signaling (single ended) and 25% cost saving for an
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equivalent PCB dimension and stack up layer at minimal number of conductors. CHS
offers ~23X reduction on cost per layer ($*layer) compared to traditional binary signaling
(8-Layer) and CHS (2-Layer) HVM, 2 mil trace width and spacing at 8 GBps bandwidth.
At same equivalent bandwidth of 8 GBps, CHS offers ~25X bandwidth over density
(GBps\inch2) and cost per dimension ($*inch2) compared to binary traditional signaling
based on 10 board units. If the number of units grows >1000 board units, it would be
possible that the cost saving can reach >25X current conventional designs. CHS offers
maximum density with only 4 conductors while binary signaling required 256 conductors
to target an equivalent bandwidth. There is also the possibility that the CHS concept can
replace legacy differential signals to maximize routing density in the system. At an
equivalent number of conductors, CHS offers quadruple bandwidth compare to PCIE Gen2
and quarter the required number at an equivalent bandwidth. ROTI based on cost per
dimension shows that CHS offers ~16X the cost reduction compared to PCIE Gen2. CHS
ROTI based on bandwidth over density shows infinite improvement over traditional binary
signaling and 650% improvement over PCIE Gen2. Based on these ROTI results, CHS
offers a tremendous benefit in terms of dimension and cost compared to traditional binary
signaling and differential signaling. Based on 3D Novel routing and advanced planar
routing, it is possible to reduce the trace width and spacing down to 1 mil as shown by CHS
simulation results.
The cable area covered by CHS reduces by ~25X compared to current Flex PCB
design. This analysis includes the comparison of electric field energy at output signals in
the frequency spectrum for differential signaling and CHS. It shows that CHS energy
modes are less sensitive with 100 mil (length mismatch) or skew introduced in the system
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compared to differential signaling. ROTI on CHS connector shows ~64% size reduction at
25 mil pitch row with 1:1 signal to ground ratio compared to traditional connector. At a 2:1
signal to ground ratio, the connector size is reduced by 76% at 25 mil pitch row. This is
supported by simulation results. The ROTI analysis on data rate over density shows ~6X
improvement compared with what PCIE Gen 2 can offer, as an example.
In conclusion, the CHS concept still holds for 3D Novel routing and advanced
planar routing. Therefore, this can maximize the channel bandwidth over density. The
ROTI clearly demonstrate that CHS offers a substantial benefit over legacy routing when
comparing the cost on the board area used for PCB, cables and connectors.

5.2 FUTURE WORK
The CHS concept is relatively new, so the research initiated here leads to the following
sequence of work:
•

Characterization and measurement on 3D Novel Routing and Advanced Planar Routing
to correlate with simulation results.
Experiments on 3D Novel routing and advanced planar structures in future research is

required to correlate with simulation result. In addition, the CHS concept will offer a new
area for comparing traditional and modern (retarded) crosstalk. The parameters that should
be considered in the 3D Novel routing and Novel Coplanar measurement:


Dielectric height variation.



Trace spacing for edge side and broad side variation.



Trace width variation.



Dielectric permittivity variation at different layers.



Number of conductor variations (nibble-to-nibble).
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The main challenge for characterizing the 3D novel model is to design the
measurement probe point for extracting accurate S-parameters. The design should include
SMA connectors with different via transitions for each layer. However, the via placement
will extend the length mismatch between conductors and it will be difficult to de-embed
these effects in order to get accurate S-parameter for 3D novel routing. In addition, new
measurement methodology needs to be explored to get accurate result. Another alternative
measurement method is to probe a cross-section of the 3D novel routing board because no
vias would be required. Similar to the innovative technology introduced by 3D CHS novel
routing, this measurement methodology will be needed to continue this research work.
Measurement on advanced coplanar with reference plane elimination could also be a
project for future research. In addition, future research could be focused on designing new
parameter variations for edge routing.
The CHS concept initiated here has been shown to be capable of shrinking the cable
and connector size by reducing not only the trace and spacing between signals but the
signal-to-ground ratio as well. So CHS cables and connectors promise to reduce the overall
system dimension and cost. In future research, CHS connectors can be further refined by
correlating the simulation results with fabricated measurement to achieve a proof-ofconcept. Then a ROTI analysis of the measurement results can be performed to determine
the final projected cost of the system.
The CHS concept for microstrip edge routing has been proven by simulation results,
but still needs to be proven by measurement results. However, there is no encoder and
decoder test chip yet developed to correlate the simulation results with any validation
results. But research is in progress for developing an encoder and decoder in a circuit theory
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level on a transmitter and receiver [1], so this could also be a subject for future research
together with improving the encoder and decoder design for power reduction and cost.
Likewise, limitations on CHS at the circuit level could be explored. Besides that, a ROTI
analysis comparison on the cost between CHS, differential and traditional binary signaling
could be undertaken.
At higher data rates, CHS is limited by loss rather than crosstalk. Therefore, in future
research the CHS static matrix can be modified to include loss information and remove the
effect at the decoder. Besides that, the combination of CHS and equalizer (e.g: CTLE,
DFE) would be worthwhile subject to explore. Thus a combination of all this future
research work will make it possible to achieve the goal of enabling single-ended signaling
at high density and high data rates for superior computer performance.
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